Gould’s FD5000 Image Processor Introduces a Whole New Idea:

Performance and Economy.

An image processor can be expensive. Unless it’s the FD5000. For $11,500, you can purchase an 8 bit frame buffer with driver software. And the system doesn’t stop there. As your needs expand, so will the FD5000 to a full 32 bit image processing system for advanced applications.

Check these basic and optional features:

**Flexible Architecture:**
Two 12 bit deep images or three 8 bit images with 4 bits of color or monochrome overlay provide monochrome, pseudocolor, and true color.

**60Hz Flicker-Free Display:**
Bright, flicker-free image display at 60Hz; 30Hz for image processing and real time input.

**Feedback Processor:**
Five times faster than host-based operations for convolutions, digital filtering, interactive math, regions of interest, and recursive filtering.

**1024² × 32 Bit Memory Arrays:**
Optional memory configuration provides user choice of image size and processing precision to display through 512² viewport.

**MINI-LIPS Image Processing Software:**
Interactive keyboard control; prompts for filters, real-time math, Look-Up Tables, histograms, geometric operations, utilities, and image storage; demo programs include source code.

**The Closer Look:**
The FD5000 will minimize the load on your host CPU and your processing staff. Peripheral or stand alone configurations are available.

**Give Us A Call:**
We’ll be happy to discuss your application needs and the FD5000 at your convenience.

Gould Inc., Imaging and Graphics Division
46360 Fremont Boulevard, Fremont, CA 94538 USA
Telephone (408) 263-7155 • TWX (910) 338-7656

European Headquarters
Tegernseer Landstrasse 161, D-B000 Munich 90, West Germany
Telephone (089) 6-92-79-06
Telex 5218078-GOUI D
Our new 128 Family gives your computer 20/20 vision.

Introducing the first family of frame grabbers: The Datacube 128 Family of full function, single boards for real-time image acquisition and color display.

Our new IVG-128, for example, instantly turns any IBM PC into an economical, multi-feature image processing system.

Our VVG-128 double high Eurocard for the VMEbus tames the harshest machine vision and inspection environments.

While our VG-128 for the Multibus and iLBX bus provides on-board arbitration logic for fast video data transfers between two host CPUs.

Each 128 Family board provides reliable, real-time digital video for machine vision inspection, teleconferencing, medical imaging, surveillance, and many other applications.

And each Datacube 128 Family board bears a striking family resemblance to each other.

The 384H x 512V x 8-bit frame store's throughput rate matches solid state CCD camera outputs exactly.

Enhanced video input phase lock loop for rock-steady picture stability.

Digitizing, storage and display for one high-resolution image or two medium resolution images under software control.

And the ability to lock three boards together for true color RGB applications.

Each 128 Family board also gives you 7.16 MHz 8-bit digitization. Multiple banks of input and output look-up tables.

And red, green and blue outputs.

All as standard features. All on a single board. And all for an incredible grabber of a price. Just $2,995.

To get your new 128 Family album of products, write: Datacube Incorporated, 4 Dearborn Road, Peabody, MA 01960. Or call (617) 535-6644 today. Western Sales Office: Tel. (408) 737-9978.
Source: The customers.

Critical decisions for the likes of next-generation factory and office automation systems couldn't wait for the arrival of the generation factory and office automation. Flexibility and versatility of over facturers worldwide, with proven track records, offering a wide variety of 700-plus VMEbus-compatible products. Compare:

**Bus Comparison**

<table>
<thead>
<tr>
<th>ISSUE</th>
<th>VME System</th>
<th>MULTIBUS® II</th>
<th>COMMENTARY</th>
</tr>
</thead>
<tbody>
<tr>
<td>Specification Quality, Stability, Standardization</td>
<td>VMEbus spec available since 1981. Rev C is a standard of clarity for the industry, very stable, and available now. VMEbus Rev B available now. VMEbus completely specified, with Rev B available in July 1985. IEEE P1014 and IEC 478 committees have completed their work. Final approval expected later this year. VMEbus and VMEbus have been proposed to the IEC for standardization.</td>
<td>Various bus specifications available in draft form since late 1983. Complete draft has never been published for serial bus. IBSB™: IEEE Computer began work on MULTIBUS® II in 1984. No known submission yet to IEC.</td>
<td>VMEbus IEEE activity represents the first time that the IEEE requested a committee to be formed to standardize a microcomputer bus structure.</td>
</tr>
<tr>
<td>Proprietary Constraints</td>
<td>None!</td>
<td>Intel trademarks: IBD, IBS, IBX, SSB, Multibus®, Multichannel Intel patents: pending on MULTIBUS® II</td>
<td>VMEbus supported worldwide by Motorola, Microelectronics/Philips, Thomson, Raycon, and many, many others. ASI has selected VMEbus for its next line of board-level products.</td>
</tr>
<tr>
<td>Number of Vendors and Compatible Products</td>
<td>Over 150 announced VME vendors with over 700 compatible products. Encapsulating boards, systems, packaging, and software.</td>
<td>Less than 10 vendors with announced products. Intel is the only major vendor with board-level products. (Three board designs announced.)</td>
<td>VMEbus application allows smooth growth as technology improves. Today's technology exceeds 10 MHz clock of MULTIBUS® II (e.g., 25 MHz and 16 MHz parts in Multibus II Family).</td>
</tr>
<tr>
<td>Bus Timing</td>
<td>VMEbus interrupts handling may be either centralized or distributed. Direct interrupts are provided to handle on up to 7 prioritized events, with location monitors allowing any number of virtual interrupts.</td>
<td>PSB™ is synchronous, fixed at 10 MHz clock. Performance cannot be improved without increasing this clock rate, instantaneously obliterating all pre-existing products.</td>
<td>VMEbus interrupt protocol provides much greater flexibility and performance and is better suited for real-time applications.</td>
</tr>
<tr>
<td>Interrupt Protocol</td>
<td></td>
<td>PSB™ interrupt latency is unbounded, and no priority override is allowed.</td>
<td>Clear performance advantage for VMEbus.</td>
</tr>
<tr>
<td>Multiplexing</td>
<td>Completely non-multiplexed MULTIBUS® address and data lines, along with separate address and data strobes, allow data transfer rates in single transfers to approach block transfer rates. The MULTIBUS® II architecture supports 32-BIT, 16-BIT, and 8-BIT data transfer rates.</td>
<td>PSB™ single cycle data transfer rate is only half that of block transfer rate, since address and data lines multiplexed. Address pipelining not supported.</td>
<td>MULTIBUS® II is designed to provide more performance for fewer resources.</td>
</tr>
<tr>
<td>Serial Bus Protocol</td>
<td></td>
<td></td>
<td>MULTIBUS® II is designed to provide more performance for fewer resources.</td>
</tr>
<tr>
<td>Bus Support Chips</td>
<td></td>
<td></td>
<td>MULTIBUS® II is designed to provide more performance for fewer resources.</td>
</tr>
</tbody>
</table>

Available products comparison.
VMEbus is the most advanced, widely-used and supported 8/16/32-bit bus architecture in the world. Bar none.

With it, users have the unmatched flexibility and versatility of over 150 manufacturers worldwide, with proven track records, offering a wide variety of 700-plus VMEbus-compatible products. Compare:

**One-on-one design-in help.**

In person or on the phone, anywhere in the US or Canada, you get an engineer-to-engineer update on all the new VMEbus products fitting your unique designs.

**1-800-521-6274**

Call toll-free any weekday, 8 a.m. to 4:30 p.m. MST. If the phone call can't cover your needs, we'll have a local field application engineer drop by and ease your movement from concept to solid configuration. And get you to market, Faster.

**VMEbus. No other bus even comes close.**

For additional information on VMEbus products, fill out and send the coupon to Motorola Semiconductor Products, Inc., P.O. Box 20912, Phoenix, AZ 85036.

**We're on your design-in team.**

MULTIBUS® is a trademark of Intel Corporation. IBSB™, IBD, IBS, IBX and VMEbus™ are trademarks of Intel Corporation.
ON THE COVER

Systems once demanding 50 to 100 ICs can now be implemented on a single chip with standard cell technology. Many semiconductor vendors are introducing 2-micron CMOS libraries that provide 20 to 50 MHz system frequencies. As a result, standard cell technology meets both the performance and functionality requirements of many applications. Developed by WaferScale Integration, the cover illustrates the numerous VLSI functions in the firm's cell library.
VLSI functions together with analog cells yield single chip systems.

TABLE OF CONTENTS

FEATURES

DESIGN TECHNOLOGY

36 Standard Cells Pave Road To Systems On Silicon
by Ronald Collett
Standard cell libraries are expanding to include core processors, analog and LSI functions. Meanwhile, vendors are developing tools to support the design of systems on a chip.

45 Part 1: Erasable Programmable Logic Devices Simplify Logic Design
by Clive McCarthy
EPLDs are surfacing as an alternative to gate arrays and other ASICs. The new generation of EPLDs offers both higher densities and increased performance.

ELECTRONIC IMAGING

52 High-Resolution Graphics — Implementing Software In Silicon
by Andrew Wilson
Using high-resolution memories and VLSI processors, computer graphics has finally evolved to the point where previously compute-intensive functions can be carried out at minimal cost.

SEMICONDUCTOR TECHNOLOGY

61 Single-Chip Digital Signal Processors Challenge Multichip Solutions
by Dave Wilson
Through the integration of Harvard architectures, fast multipliers and flexible I/O structures, single chip DSPs continue to present the systems designer with a less expensive, fully functional alternative.

SYSTEMS ARCHITECTURE

69 Outward Appearances Disguise Laser Printer Capabilities
By Joe Aseo
Most laser printers use one of a few engines and thus have similar specifications, but the printer controller and software are the factors that really determine system capabilities.

74 Ada And Modula-2: True Systems Languages?
by Brita Meng
Ada and Modula-2, both based on Pascal, are strongly typed modular languages that emphasize program segmentation and data abstraction. Standardization and flexibility differentiate use of the two as well as compiler cost and availability.
Give Intelligent People Powerful Tools and They’ll Work Wonders.

PRO/VENIX, Digital’s enhanced UNIX* product for the Professional* Workstations, has everything you need to design sophisticated laboratory systems and applications. It has the basic features you expect from a UNIX product. Like System V compatibility, Berkeley enhancements, and multiuser and multitasking support.

But you didn’t get where you are by relying only on the basics. And that’s why PRO/VENIX offers intelligent enhancements.

Realtime Interface. Whether laboratory data acquisition or process control, PRO/VENIX has unique capabilities that let you create the environment you need. Pre-emptive priorities, Interprocess communication, Shared data segments, Asynchronous I/O, and process timing with suspension units as small as 1/60th of a second.

High-resolution Color Graphics. Powerful ideas warrant powerful presentations. PRO/VENIX offers a Graphics Kernel System (GKS), utilities, and libraries that let you create graphics from the UNIX shell or from an application.

Ethernet Communications. Your PRO/VENIX resources can be shared in distributed computing or Local-Area Network environments with the Professional Ethernet Controller. XNS* and TCP/IP* protocols let your Professional become a full-featured distributed UNIX workstation.

Powerful tools are useless without a strong company that can deliver service, support, and long-term commitment. The Digital Commitment—87,000 people in over 660 engineering, service, sales, and manufacturing facilities worldwide devoted to delivering high-quality products and service.

Call 1-800-DIGITAL Ext. 695 for more information on PRO/VENIX Workstations.

Isn’t it time you had tools powerful enough to create the UNIX applications you envision?

circle 5
Trackballs. Flexibility at your fingertips.

When you need to get your hands on a top quality, high reliability, long life, smooth performing trackball, where can you turn for help?

Fortunately there is a solution right at your fingertips...trackballs from Measurement Systems.

You can achieve super-fast cursor movement on a CRT display and precise positioning too with a variety of ball sizes ranging from 1.5 to 3.5 inch diameter. We can offer two or three axes, a variable pulse rate output, digital outputs, low profile housing, a variety of interface options and much more.

Call or write for our new catalog illustrating our trackball products as well as our joystick and handgrip controls.

Measurement Systems, Inc.
121 Water Street, Norwalk, CT 06854, U.S.A.
(203) 838-5561

REPRINTS

DIGITAL DESIGN will reprint any article from past or present issues. Reprints are custom printed. Minimum order: 1,000 copies. Purchase order or letter of authorization required.

Allow one month from receipt of order for delivery, unless previously arranged and confirmed.

Advertisements alone can also be reprinted. Call (617) 232-5470, and ask for reprints.
...and the winner is HITACHI

for the newest technological advance in RGB color monitor history...

Our square cornered, 15", compact and affordable, hi-resolution flicker-free desk top...

Model HM 4615

HITACHI, the world leader in technology has done it again with the entirely new and innovative HM 4615 RGB Color Monitor.

New Hitachi gun and yoke technology brings a sharper focus and convergence to your picture: a new LSI for our Video Amplifier requires only one third the space of previous models making the HM 4615 extremely compact.

Square corners provide greater viewing area and 1024 x 800 hi-resolution is standard with 1280 x 1024 available as an option.

The Hitachi HM 4615 is economically priced, ideally suited for CAD-CAM and other desk top computer graphics systems. It carries worldwide approvals, including FCC, UL, CSA, and VDE.

For more information contact Hitachi America Ltd.

50 Prospect Avenue
Tarrytown, NY 10591-4698
(914) 332-5600

500 Elm Avenue
San Bruno, CA 94066
(415) 783-8400

Circle 12
IR detectors

Cincinnati Electronics provides superior performance, high reliability, and on-time delivery in a broad range of custom and standard indium antimonide (InSb) IR detectors and custom hybrid focal plane assemblies.

Our InSb photovoltaic (PV) detectors for the 1 to 5.5 micron range provide optimum sensitivity with responsibilities greater than 3.2 Amps/Watt at $\lambda_p$. We design, develop and fabricate economical single elements for test and evaluation as well as linear arrays with discrete or multiplexed outputs in a variety of configurations.

Our IR detectors are proven in tactical applications (high volume and custom assemblies), commercial IR imaging systems, IR astronomy, and a variety of laboratory uses.

Twenty years of innovative research has earned us recognition as the leading supplier of InSb IR detectors.

Write or call to discuss your IR detector requirements. Cincinnati Electronics Corp., 2630 Glendale-Milford Road, Cincinnati, Ohio 45241. Tel. 513-733-6100. An equal opportunity employer.

Detector and Microcircuit Devices Laboratories
A Member of the Aerospace Division.
1. High Speed (MicroCAD Software)
2. Dual Display Modes (Energraphics Software)
3. Simplified Processing (AutoCAD Software)
4. 9 Bit Planes (Courtesy WSI Inc., Bedford, MA)
5. 16.8M Color Shades (Courtesy Catherine Del Tito, Wave Graphics)
6. High Resolution (Courtesy University of North Carolina at Chapel Hill, Depts of Computer Science and Radiology)

Six reasons why professionals continue to choose Vectrix for quality IBM XT/PC graphics.

Even though IBM offers a color graphics card, professionals still choose Vectrix. It's not surprising. Especially once they've seen us in action. Professionals know that our VX/PC Board Set delivers the quality and performance they need for serious color graphics.

The VX/PC Board Set provides advanced features that help simplify sophisticated graphics design. Besides displaying 512 simultaneous colors from a palette of 16.8 million, the VX/PC supports an extensive library of on-board graphics macros for ease of programming and fast design, as well as full emulation of the IBM color card. And, an on-board 16-bit microprocessor frees your computer to concentrate on other tasks. 

What you will find most surprising, however, is the price. Our VX/PC Board Set was designed with the OEM in mind. So when comparing the performance of Vectrix with the competition, check the price too. You'll like what you see.

For more information, contact Vectrix Corporation, 2606 Branchwood Drive, Greensboro, North Carolina 27408. Phone (919) 288-0520. Telex 574417.

Circle 55 on Reader Inquiry Card

IBM XT, IBM AT, and IBM PC are trademarks of International Business Machines Corporation, White Plains, NY.
MicroCAD is a trademark of Imagimedia Technologies, Inc., San Francisco, CA.
AutoCAD is a trademark of AutoDesk, Inc., Sausalito, CA.
EnerGraphics is a trademark of Enertronics Research, Inc., St. Louis, MO.
THERE'S A LOT OF POTENTIAL LOCKED INSIDE EVERY MICROVAX II.
AND EMULEX HAS ALL THE KEYS.

Our complete line of high performance storage and communications products unlocks the processing power of DEC's new MicroVAX II. Emulex products operate transparently to MicroVMS so as to permit ease of implementation and use. Furthermore, thanks to our accomplishments in advanced VLSI technology, you get superior performance and compactness.

MICRO PERIPHERALS. The new Emulex QD01/D disk controller is a dual size board that's packed with capabilities. And with it, you get all the features of Mass Storage Control Protocol (MSCP). It controls up to two ST506 drives with a 2MB peak Q-bus transfer rate. Features include a 10K Byte data buffer, 22-bit addressing and 1:1 interleaves. The Emulex QT12 tape controller is also dual size and ideal for backup of micro peripherals. Through firmware, it operates transparently to the driver. It has a QIC2 interface to operate with 5¼" footprint 1½" tape drives.

COMMUNICATIONS. Emulex delivers an edge in Q-bus communications.

MULTIPLEXERS. Emulex's high-performance CS02 doubles line capacity by putting 16 async lines in the space DEC uses for eight. The CS02 runs at up to 38.4 K baud per line and incorporates a 256-character FIFO buffer for fast, sure data transfers. For flexible configuration, the CS02 is RS-423 and RS-232C compatible.

THE KEY TO LARGE PERIPHERALS. Emulex's SC03/MS disk controller incorporates a fully transparent set of firmware which has the features of MSCP. It interfaces to industry-standard SMD drives, handling disk transfer rates of up to 1.8MB/sec.

Our tape drive story is equally impressive. Three Emulex controllers—TC02, TC03 and TC05—are fully compatible with DEC's tape drives.

The TC02, you can take advantage of start/stop drives and streamers with 1600 bpi at 125 ips; or up to 6250 bpi at 25 ips. Formats available include NRZI, PE, and GCR. Data rates can be as high as 200,000 characters/sec.

The new TC03 tape controller has all the features of the TC02 and also offers a large (3.5 KB) data buffer and block mode DMA for increased data throughput. It's also compatible with up to four Pertec industry-standard drives.

The TC05 handles 55 ips tape speeds, 8000 bpi densities on a Sentinel drive, and features a 3.5KB buffer.

THE KEY TO SCSI-BASED MICRO PRODUCTS. For a choice of micro storage products, start with the Emulex UC03 host adapter to interface your MicroVAX II with SCSI-based micro controllers. The UC03 supports multiple peripherals simultaneously through a complete family of Emulex micro controllers. These include disk, magnetic tape and optical disk.

THE KEY TO PACKAGED SUBSYSTEMS. Emulex's unique solutions for MicroVAX II extend to packaged micro subsystems.

The Emulex Decathlon can accommodate three 5¼" peripherals in rack-mount or tower packages. It provides a selection of both Winchester drives from 36-110MB (formatted) and ¼" tape streamers up to 60MB. The Emulex Medley incorporates a Winchester (up to 110MB) and back-up streamer (up to 70MB) in a rack-mount compact package. Whatever storage medium you choose, Emulex has the perfect package for you.

EMULEX, YOUR KEY RESOURCE. We can unlock the power of DEC's MicroVAX II. And our broad product line can also add new power to your high end LSI-11, Micro PDP-11, PDP-11 and VAX systems. Improved performance and unique features are yours in a full range of DEC system storage and communications enhancements.

Unchain DEC's machines for enhanced capabilities now. For product or sales information, call toll-free 1-800-EMULEX3. In California, call (714) 662-5600. Or write: Emulex Corporation, 3545 Harbor Blvd., P.O. Box 6725, Costa Mesa, CA 92626.
GOOD LOOKS
RUN IN THE FAMILY.

LEXIDATA'S LEX 90 FAMILY OF
HIGH-PERFORMANCE DISPLAY PROCESSORS.

LEX 90™ is a good family to know. It's as advanced in a business sense as it is technologically. And what it has, compared to what it costs, makes it look very good indeed. For example:

- Its software architecture is compatible both within the family and with our popular Series 3000 line. So performance upgrades are easy and economical. And software investments are well protected.
- Every LEX 90 model has the same basic components which use the latest bit-slice technology for rapid execution of complex calculations and set-up times.
- The family's flexibility allows you to buy only the functionality you need now, and gives you the ability to add on later as required.
- Exclusive SimulRes functionality allows simultaneous display of 640x512 and 1280x1024 images on the same screen.
- A True Color configuration offers two buffers of 640x512x24 with an 8-bit color lookup table for each color. And where you're looking for high performance with high resolution, there's a LEX 90 model that can support up to 24 planes of 1280x1024 display memory at 60Hz non-interlaced refresh.

The extraordinary solid modeling display capability of our patented SOLIDVIEW™ technology is available in a 640x512 version. And for petrochemical applications, there's GEOVIEW™, a three-dimensional geological interpretation package.

On-board diagnostics, based on a 6801 microprocessor, help maximize uptime. And the unique tilt-and-swivel movement of our monitor allows smooth and easy operation of your display.

Of course, the entire family is compatible with a variety of leading application software packages and minicomputers. Which makes everyone look even better.


A tiger shows off its "true colors" with the LEX 90 True Color display system from Lexidata.

LEX 90's SimulRes enables the designer to mix theory with reality by allowing the simultaneous display of a wire-frame model with the real-life product. (Courtesy of PDA Engineering)

LEXIDATA® LOOKING GOOD.
MOTOROLA ARRAYS ON MENTOR VIA EDIF DATABASES Using EDIF physical databases, users of Mentor workstations will be able to directly download Motorola's 2- and 3-micron HCMOS Macrocell Array libraries from Motorola's mainframe.

20,000-GATE GATE ARRAY IN 1.5 MICRON GEOMETRY NEC Electronics is sampling the μPD 65200 19,551-gate gate array. Fabricated in 1.5µm geometry using CMOS-4, inter­nal gate delays are 0.5 nsec. The seven other CMOS-4 ICs in the family have fewer gates.

SUN FIRST TO RUN P-CAD PORTED TO UNIX 4.2 Personal CAD Systems' simulation, PC board and PLD design and layout software has been ported to UNIX 4.2, and Sun is the first to run all of the P-CAD UNIX programs.

TWO FIRMS AIM TO REDUCE THE PC AT TO A FEW CHIPS Zymos announced a 4-chip version of the IBM PC AT: the 80286, 80287, 8042 and a standard cell. At the same time, the start-up Chips & Technologies is aiming to produce an AT in a 20-chip set.

HARDWARE MODELING, NETWORKING FOR VALID Valid now has a 68020 workstation upgrade and supports DECnet/TCP/IP networking. In addition, a hardware modeling and simulation accelerator called Realmodel, Teradyne's Lasar Version 6 logic simulation and ECAD's Dracula IC layout verification will run on Valid systems.

FUJITSU MASK-PROGRAMMABLE CMOS ROMs DEBUT IN US Two Fujitsu MB8300 series ROMs will be sold in the US. A 1 Mbit ROM and a 256K static ROM are initial offerings; both are TTL-compatible and organized ×8.

DG JOINS FORCES WITH THREE DESIGN AUTOMATION FIRMS Data General has invested in Cericor, and DG Eclipse MV and DS workstations will run Cericor's CDA-5000. DG's DS is also the base for RDS' AutoMate PC board design workstation. And Viewlogic's Workview software is available on the DG/One personal computer.

THREE IMAGE PROCESSING PACKAGES ANNOUNCED The first, Math Advantage from QTC, features 180 math routines callable from C or Fortran. The second, PICDMS III from MIB Chock, runs under PC-DOS for image processing and 2D or 3D model building. The third, announced by Process Software, is VIOS, with edge enhancement, differencing and integration for Datacube QVG systems.

CAE SYSTEMS RUNS ON MICROVAX II, HAS ADDED TOOLS Besides running on the MicroVAX II, CAE Systems has added an integrated simulator, MultiSim, and a layout editor called LEIA. Third party offerings include ECAD's Dracula II IC layout verifier and Seattle Silicon's Concorde module generator.

1.25 MICRON HCMOS GATE ARRAYS IN DEVELOPMENT Using TRW's HCMOS process, Custom MOS Arrays will develop and produce 1.25-micron gate arrays with 500 to 25,000 gates, up to 350 pins and 0.9 nsec typical gate delays.

VTI SILICON COMPILER, TOOLS AVAILABLE ON DAISY VLSI Technology's IC design and silicon compiler tools have been ported to Daisy Concurrent Chipmaster and Siliconmaster workstations.
THE GATE TO A SMARTER STD BUS.

STD BUS has always been a smart choice for flexible, cost-effective Z80® systems. And now, Mostek has made it smarter still. By adding a proprietary gate array to provide more intelligence to your system.

Our family of intelligent STD boards all feature a Z80 processor, DMA controller and on-board memory. And our custom gate array, which took three man-years to develop. But that's where the similarity ends. Because we've provided different features on each board to make sure you get the best possible performance from each.

For example, we've got intelligent serial boards for short (250 feet) and long (1 mile) communication distances. We have another that implements the IEEE 488 General Purpose Interface Bus standard with speeds up to 300 Kbytes/second. And an IPIO with 32-bits of parallel I/O, suitable for high-speed control and data transfer.

The point is, Mostek designed these to be the most sophisticated STD BUS boards available today. Which is one more way in which we show our continuing commitment to STD BUS.

So to give your system some extra smarts, contact Mostek Corp., 1215 W. Crosby Road, MS1051, Carrollton, Texas 75006, or call 1-800-635-0200. In Texas, 1-214-466-8801. In Europe, (32) 02/762.18.80. In Japan, 03/496-4221. In the Far East (Hong Kong), 5.681.157-9.

Z80 is a registered trademark of Zilog, Inc.
ICs

Modular Packaging Points To Denser Systems

The ability to upgrade systems with improved components or more memory has been hampered by the need to completely rework the PC boards. To overcome this, a module and socket packaging scheme has been developed by Wang (Lowell, MA), Molex (Lisle, IL) and Texas Instruments (Dallas, TX) that provides upgradeability, dense circuitry. The Single In-Line Memory Module (SIMM) is a baby board onto which single in-line packages are surface mounted; two of these modules snap into a SIMM socket (Figure 1) which is wave soldered onto the main board.

A need for denser memory in Wang's Office Assistant was the impetus for the project. Texas Instruments (TI) provided surface mount expertise to create a leadless edge-card module from Wang's SIP package. Molex worked with Wang to make the pluggable socket. In addition to increasing density, using SIMM provides easy field or customer upgrade and repair. The project was initiated under full public disclosure, and others have joined. Shortly after the initial design, AMP (Harrisburg, PA) also began making a SIMM socket; besides TI, Toyocom (Tokyo, Japan) is in production with components and modules to fit the design. AMP's socket, though form and fit compatible with Molex's, uses a different design. It may be advisable to qualify them separately on both cost and performance.

The Molex SIMM socket uses zero insertion force (ZIF) contacts to hold baby boards in place; these allow up to 25 matings. Pegs are used to ensure proper placement of the socket on the motherboard and a rib and slot arrangement assures that the module boards load correctly into the socket. At present, no second source is available with this design. All SIMM modules hold up to nine ICs; though initially used for RAM, other ICs like I/O, logic or hybrids could be used on the module baby boards.

Plastic leaded chip carrier packaging has allowed lower costs as well as the ability to mount the components on standard epoxy-glass substrate baby PC boards. According to Wang, 1 Mbit DRAM density is available for the price of a 256K DRAM. Yield of surface mounting also improves with the smaller boards.

Two baby boards with nine 64K RAM ICs surface mounted to it plugged into one SIMM socket provide 512K of RAM (with eight chips used as storage). Mounting requires 60 holes on the PC board; the individual packages are surface mounted to baby boards. This is much easier to install than 18 discrete 64K chips in DIP packages, which would demand drilling and routing to 288 holes. For upgrading, 256K RAM chips could be mounted on the standard baby board and inserted into the same socket. The modules were designed to accommodate 1 Mbit and 4 Mbit parts as well. SRAM and DRAM modules are now in production.

According to Jim Clayton, principal microelectronic engineer at Wang's IC Technology R&D group, the major advantage this scheme provides is convenience and low risk for introducing surface mounted components into products. One problem manufacturers have had with surface mounted components is that a board generally is not all surface mounted, but also includes leaded components wave soldered into through-holes. Mixing of surface mount and leaded components means two soldering operations and generally low yields. With the SIMM scheme, surface-mount and through-hole components are on separate boards. SIMM sockets use through-holes, like the other components on the main board; components are surface mounted only on separate baby board modules. The Molex socket is made of a material that will withstand the temperatures used in surface mount soldering if that is desired.

The initial Wang design, in production since late 1983, has evolved from a leaded ceramic module to the PLCC on edge-connector module scheme. Modules in sockets of the Office Assistant stand at 90° from the motherboard; a product to come out soon uses SIMM sockets that hold modules at about a 25° angle (Figure 2), and work is underway to improve on that. By increasing the angle, board-to-board spacing could be improved from 0.9" to 0.5". Wang has also reported work on increasing the pin count of the connector from the current 30 pins. To further increase density, double sided baby boards might be used. This would provide 18 ICs in one module and up to 36 per socket.

Many major computer firms are evalu-
When you're ready for the brilliance of color, we'll be there.

Now you can have the beauty and precision of color graphics for business, engineering and scientific applications—at much less cost than ever before! Qume's new QVT 511GX terminal provides flicker-free, non-interlaced raster scan graphics, with a selection of up to eight colors from a palette of 64. The QVT 511GX is fully compatible with the Tektronix 4105 and accepts all of its software, including PLOT 10 packages. It can also be used in Tektronix 4010, 4100 and 4110 series environments, and works beautifully with the Tektronix 4695 color graphics copier. What's more, it conforms to both ANSI X3.64 and ISO 6429 protocols for text editing. A mouse device, capacitive keyboard, and advanced ergonomic design are all standard.

The QVT 511GX measures up to Qume's exceptional standards for performance, quality control, and reliability. And it's backed by our experience and resources as an ITT company. So whatever your applications, we'll be there with a dazzling display of technical support.

For full details on the new QVT 511GX and Qume's other graphics and alphanumeric terminals, or our full line of daisywheel printers and disk drives, call (800) 223-2479. Or write Qume Corporation, 2350 Qume Drive, San Jose, CA 95131.
ating the concept for packaging memory and other functions. The field upgrade and service are a major impetus for Apple Computer (Cupertino, CA) choosing SIMM for memory in an upcoming product. Space saving is another important aspect for personal computers. Apple will use the 25° angle version to allow the low-profile keyboard to fit easily over the CPU. Northern Telecom's Bell Northern Research (Mountain View, CA) is evaluating the scheme for packaging codecs and other circuits; each line of the Meridian SL1 PBX could be implemented in a module. Here, the angled modules will fit into the board-to-board spacing.

One concept that designer Jim Clayton of Wang suggested is that logic modules in a SIMM configuration could act as instant gate arrays. To implement a complex function immediately while it is in the process of being designed into a single chip, baby boards with ICs to provide the desired functions could be plugged into a few sockets.

Another possibility is to use the scheme for personalizing compatibility; each user of a standard peripheral could implement an interface for a different system by plugging in different modules. Molex literature suggests that standard products could easily be customized by providing a SIMM socket and plugging in the appropriate modules. The density and upgradability will make SIMM an attractive scheme for minicomputer and peripheral makers, with the socket serving as a connector.

—Pingry

**TECHNOLOGY TRENDS/ICs**

**Programming Silicon Compilers For IC Design**

Only a few companies offer silicon compilation tools which allow system designers to rapidly generate custom ICs. One recent entry into this arena is Silicon Design Labs (SDL) (Liberty Corner, NJ) with a product for IC designers rather than system architects. The SDL software, called Generator Development Tools (GDT), allows IC designers to create customized silicon compilers by incorporating their own IC design knowledge into the compiler.

The primary difference between a silicon compiler built using SDL's software and other, off-the-shelf silicon compilers is the user's design expertise built into the tools. Competitors like Silicon Compilers Inc. (SCI) (San Jose, CA), Meta-logic (Cambridge, MA) and Seattle Silicon (Seattle, WA) offer turnkey systems that incorporate their own IC design knowledge into the compiler.
How fast can you get a supercomputer up and running is as important as how fast it runs. When you look beyond peak computing speeds to the practical realities of compute-intensive analysis and simulation, odds are that nothing else can take your job from start to finish as fast as the FPS 64-bit supercomputer family. Here’s why:

1. FPS protects and utilizes your existing software resources. FPS offers you an exceptional, proven software tool set. If your investment in FORTRAN is typical, the FPS Compiler will alone be a compelling advantage.

2. More applications software than for any other comparable computer. Compare quantity and quality of compatible third party software packages—for structural analysis, circuit design, reservoir simulation, fluid flow analysis, chemistry and much more—and the FPS advantage widens.

3. The FPS 64-bit family makes supercomputing speeds affordable at the department level. Even teams with remote access to Crays® and Cybers™ are

The new 38 MFLOPS FPS-264, with 64-bit accuracy, large storage, and architecture refined to achieve a high percentage of its peak speed. For many applications, it can provide half the performance of the most popular supercomputer. Its moderate price and exceptional support liberates supercomputing from the realm of major corporate investment and puts it within practical reach of departments and teams.

**THE FPS 64-BIT FAMILY:**
**CONSIDER WHY THE MOST ACCESSIBLE SUPERCOMPUTERS MAY BE THE FASTEST WAY TO DO YOUR JOB.**
likely to find that the advantage of immediate, local access is well worth the sacrifice of standing in line for the "fastest" machines. System prices start at $300,000 (U.S.) for the 11 MLOPS FPS-164. The new 38 MLOPS FPS-264, starting at $640,000, achieves 4-5 times the speed of the FPS-164 on many applications programs. The multiple parallel processing units and peak 341 MLOPS of the FPS 164/MAX can run many matrix computations faster than supercomputers, for less than one-tenth the price.

The FPS optimizing FORTRAN-77 Compiler lets you easily adapt code to FPS' pipelined architecture in a form that is nearly as efficient as hand-coded assembly language. With extensions for asynchronous I/O and for enhancing compatibility with other compilers, it is one of most comprehensive tools of its kind.

### Family Specifications

<table>
<thead>
<tr>
<th></th>
<th>FPS-264</th>
<th>FPS-164/MAX</th>
<th>FPS-164</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak speed, MLOPS</td>
<td>38</td>
<td>33-341</td>
<td>11</td>
</tr>
<tr>
<td>Dynamic range</td>
<td>$2.8 \times 10^{-39}$ to $9.0 \times 10^{-37}$</td>
<td>$2.8 \times 10^{-39}$ to $9.0 \times 10^{-37}$</td>
<td>$2.8 \times 10^{-39}$ to $9.0 \times 10^{-37}$</td>
</tr>
<tr>
<td>Word size</td>
<td>64 bits</td>
<td>64 bits</td>
<td>64 bits</td>
</tr>
<tr>
<td>Main memory capacity</td>
<td>4.5 MWords</td>
<td>15 MWords</td>
<td>7.25 MWords</td>
</tr>
<tr>
<td>Maximum disk storage capacity</td>
<td>16 Gbytes</td>
<td>3 Gbytes</td>
<td>3 Gbytes</td>
</tr>
<tr>
<td>Precision</td>
<td>15 decimal digits</td>
<td>15 decimal digits</td>
<td>15 decimal digits</td>
</tr>
<tr>
<td>Vector registers</td>
<td>4 x 2K</td>
<td>124 x 2K (max.)</td>
<td>4 x 2K</td>
</tr>
<tr>
<td>Scalar registers</td>
<td>64</td>
<td>184 (max.)</td>
<td>64</td>
</tr>
<tr>
<td>Host interfaces</td>
<td>IBM, DEC</td>
<td>IBM, DEC, Sperry, Apollo</td>
<td></td>
</tr>
<tr>
<td>Program Development Software</td>
<td>FORTRAN Compiler, Overlay Linker, Assembler, Object Librarian, Interactive Debugger</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Family Performance Measures

<table>
<thead>
<tr>
<th></th>
<th>FPS-264</th>
<th>FPS-164/MAX</th>
<th>FPS-164</th>
</tr>
</thead>
<tbody>
<tr>
<td>Peak MFLOPS</td>
<td>38</td>
<td>15 accelerators</td>
<td>1 accelerator</td>
</tr>
<tr>
<td>Peak MIPS</td>
<td>190</td>
<td>1705</td>
<td>165</td>
</tr>
<tr>
<td>(Instructions are multi-parcel)</td>
<td>19</td>
<td>5.5</td>
<td>5.5</td>
</tr>
<tr>
<td>Typical MFLOPS, LINPACK Benchmark</td>
<td>9.9</td>
<td>20.0</td>
<td>6.0</td>
</tr>
<tr>
<td>Whetstones, KWIPS (64-bit)</td>
<td>19,000</td>
<td>5440</td>
<td>5440</td>
</tr>
<tr>
<td>1000x1000 matrix multiply, seconds</td>
<td>53</td>
<td>10</td>
<td>66</td>
</tr>
<tr>
<td>SK/MFLOPS (system price/peak speed)</td>
<td>$17K</td>
<td>$2.5K</td>
<td>$12K</td>
</tr>
</tbody>
</table>

Portland, OR 97223. Telex 360470 FLOATPOIN BEAV. Sales offices worldwide. Call (800) 635-0938.

**THE PROVEN POWER IN ACCESSIBLE HIGH-SPEED COMPUTATION.**

Cray is a registered trademark of Cray Research, Inc., Minneapolis, MN. Cyber is a trademark of Control Data Corporation. Copyright © 1985, Floating Point Systems. All rights reserved. FPS SEC5227-1
The Convergence Factor.

Convergence: the single most critical factor in color CRT performance. Until now, Delta-gun tubes were the best way to achieve near perfect convergence, but only with costly adjustment electronics. Meanwhile, many in-line tubes are plagued by perceptible misconvergence. Which can lead to poor picture quality. A poor quality image for your product. And poor, bleary-eyed operators.

The Panasonic achievement: low cost in-line color CRTs with better-than-Delta convergence performance. Without complex adjustment electronics... and none of the convergence drift inherent in active correction systems. At last, high resolution in-line tubes with stable performance that stands up to the ravages of time and tough office/industrial environments.

How did we do it? With a preconverged in-line tube/yoke combination unlike any other. Our precision S/ST (saddle/saddle toroidal) deflection yoke is ideally matched to each tube. For near perfect convergence, high repeatability and stability over a wide range of operating conditions.

We combine it with a specially-designed OLF (overlapping field lens) gun and unitized grid construction, providing spot uniformity across the entire screen and near-Delta resolution.

The result: a triumph over the convergence factor. Find out what it can do for your next color terminal or monitor, and ask about our full line of quality color and monochrome CRTs. Write or call: Panasonic Industrial Company, Computer Components Division, One Panasonic Way, Secaucus, N.J. 07094; (201) 348-5278.

The achievement of Panasonic high resolution in-line color CRTs.

Panasonic Industrial Company

Circle 49 on Reader Inquiry Card
based on the firms' IC design knowledge.

Two distinct kinds of silicon compilers exist: behavioral and structural. Behavioral systems require designers to specify only the device's behavior. This description is typically in the form of an algorithm, an I/O specification or a Boolean expression. GDT allows a designer to create structural silicon compilers, which bring designers closer to traditional design methods by requiring a block level specification of the function.

According to Peter Rip, SDL's vice president of marketing, merchant and captive semiconductor manufacturers are among the potential users that will benefit from GDT. NCR Microelectronics (Fort Collins, CO), one of SDL's first customers, has been a beta site for the product. The two companies also have an agreement involving the licensing of SDL's silicon compilation technology to NCR in exchange for NCR's CMOS fabrication processes.

An important aspect of any new CAD/CAE tool is how well it integrates into existing design environments. With this in mind, SDL designed a software package that translates layout and netlist data to and from various standard formats. For example, layouts can be output in GDS-II or CIF format, and netlists can be put in SPICE format. GDT is written in C, developed under UNIX and runs on workstations from Apollo (Chelmsford, MA) and Sun Microsystems (Mountain View, CA).

GDT is comprised of the L compiler and its routers, a graphical editor with an interactive rule checker and a mixed-mode switch/logic simulator. The heart of the Generator Development Tools is L, a proprietary layout description language. Hierarchical descriptions of IC layouts, layout generators and circuit/logic elements are created with L.

On the lowest level, the language describes geometric objects such as polygons, rectangles and lines. Geometric objects are included in L to allow the designer to enter geometric constructs but are not the preferred working level. Higher level electrical objects such as wires, contact cuts, terminals and transistors provide a more powerful means to build a generator. Designers lay out handcrafted ICs by directly placing and interconnecting these circuit primitives. This is done with either the graphical editor or the text editor.

Since the tools are based on a hierarchical language, creating layouts and layout generators can be done in a structured fashion. The basic building block in L is a cell containing wires, polygons and transistors. Cells can contain calls to other cells, and generators can call other generators. L also has automatic routing statements that call various routers to wire cells together. The particular router accessed depends on the configuration of the module being generated.

L-Editor and L-Simulator are the other parts of the tool set. L-Editor is an interactive graphical editor that also does rule checking and logical simulation of L files. It reads all L language constructs and is used to view the output of generators written in L. L-Editor has an interactive interface to L-Simulator. An event-driven logical simulator, L-Simulator can mix switch simulation of individual transistors with functional simulation of arbitrarily sized logical blocks. The complexity of these blocks ranges from transistors to VLSI functions.

When using GDT, generators can be built from the top down or the bottom up or a combination of the two styles. Top down design begins with blocks interconnected using L-Editor and described functionally via L-Simulator. High-level design verification is then performed by executing test vectors with L-Simulator.

As the design progresses, functional blocks are given more detail. The procedure continues until the blocks can be replaced with low-level circuit generators.

Bottom up design can be done in several ways. One method uses L-Editor. The procedure entails drawing the layouts, simulating the circuit and running a design rule check. Timing verification is then performed by passing the netlists to a timing simulator.

When using silicon compilers built with GDT, as with other structural compilers, the designer's primary task is to define the functional blocks necessary to implement the device. By inputting the chip's architectural specification and letting the machine generate the logic and layout, the system architect is removed from lower level design tasks. The main advantage of a custom-built compiler is that a particular IC designer's expertise may be built into the system.

—Collett
THE MOST SPECTACULAR BUS ANNOUNCEMENT SINCE MULTIBUS II.

Advanced Systems Inc.
77 Industry Drive
San Francisco, CA 94108

Attention: Mark Dickerson
(415) 445-3000

<table>
<thead>
<tr>
<th>ITEM</th>
<th>QUANTITY</th>
<th>UNIT</th>
<th>INTEL PART NO.</th>
<th>DESCRIPTION</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>--</td>
<td>iSBC 286/100</td>
<td>8MHz MBII CPU board</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>--</td>
<td>iSBC MEM/312</td>
<td>512 Kbyte Mem board</td>
</tr>
<tr>
<td>3</td>
<td>4</td>
<td>--</td>
<td>iSBC MEM/310</td>
<td>1 Mbyte Mem board</td>
</tr>
<tr>
<td>4</td>
<td>2</td>
<td>--</td>
<td>iSBC MEM/320</td>
<td>2 Mbyte Mem board</td>
</tr>
<tr>
<td>5</td>
<td>2</td>
<td>--</td>
<td>iSBC MEM/340</td>
<td>4 Mbyte Mem board</td>
</tr>
<tr>
<td>6</td>
<td>10</td>
<td>--</td>
<td>iSBC CSM/001</td>
<td>Cent. Serv. Module</td>
</tr>
<tr>
<td>7</td>
<td>1</td>
<td>--</td>
<td>iRMX 86II R.0</td>
<td>RMX86 MBII R-t OS</td>
</tr>
<tr>
<td>8</td>
<td>5</td>
<td>--</td>
<td>iSBC PKG/609</td>
<td>9 slot cardcage &amp;</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PSB backplane</td>
</tr>
<tr>
<td>9</td>
<td>5</td>
<td>--</td>
<td>iSBC PKG/903</td>
<td>3 slot iLBXII</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>backplane</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>--</td>
<td>iSDM 286 R.O</td>
<td>286 System Debug Mo</td>
</tr>
</tbody>
</table>
You've heard the announcements about MULTIBUS II specs.
But now there's an even more spectacular announcement:
The first wave of MULTIBUS II products is here.
Take the 286/100 Single Board Computer. It's the first commercially available 286-based board that runs at 8 MHz. It also introduces the iLBX II* interface and is iSBX™ compatible.

Then there's our family of cached-based memory boards, from ½ to 4 MB, which give zero wait state performance over the iLBX II bus. And because the boards are configured in software, there are no jumpers. Anywhere.

There's software support, too, with the iRMX™ 86 MULTIBUS II support package. It supports the same tools, languages and utilities as the iRMX 86 operating system. And for software development support, the ISDM 286 System Debug Monitor is also available. So you'll be up and running in no time with products based on the advanced MULTIBUS II architecture.

We designed the 32-bit MULTIBUS II architecture to give you a quantum leap in performance where you need it: in a multiprocessing environment.

To get such radically improved performance we had to redefine bus architectures with radically advanced concepts.

Like distributed arbitration. It breaks the bus access bottleneck and helps maximize system level performance for multiprocessing environments.

And we're taking a unique approach to interprocessor communication. It's called message passing. It'll free up the CPU from bus management tasks and put it back to work on your application.

And the MULTIBUS II architecture has the reliability to back up that performance — reliability that surpasses everything else commercially available.

How?
By being the first open systems bus to incorporate parity protection on address, data and control lines. By being the only bus that allows every board to perform self-test.

Even the 32-bit bus interface is reliable. It not only fits onto one DIN connector, but it's been designed to be integrated onto one VLSI chip. And that's more reliable than two or three or more.

But the most important feature of MULTIBUS II is that Intel and other manufacturers are already working on dozens more MULTIBUS II products.

Just the kinds of products you need to meet the needs of your market.

For complete information, call us toll free at (800) 538-1876. Or write Intel Corporation, Lit. Dept.W225, 3065 Bowers Avenue, Santa Clara, CA 95051.

So don't miss this bus. Because you could have a short ride on any other.
ONLY EIKONIX®

DOES SO MUCH IN HIGH PERFORMANCE DIGITAL IMAGING CAMERAS.

EIKONIX® high-performance digital imaging cameras offer unique capabilities that clearly distinguish them from all others.

CCD or Photodiode Technology
Only EIKONIX offers a choice of high-resolution cameras employing either linear CCD (charge-coupled device) or photodiode technology. In fact, EIKONIX offers the highest-resolution CCD camera available anywhere, with up to 20 million pixels per image (4096 x 5200). You can choose the economy and low-light capabilities of a CCD camera, or the greater dynamic range of a photodiode camera, without sacrificing high resolution.

Color or Monochrome
Only EIKONIX has a family of high-resolution cameras available for either monochrome (256 gray-scale levels) or color (a palette of 16 million colors) applications.

More User Control
Only EIKONIX cameras use a precision stepping-motor/lead-screw/ball-slide stage mechanism, which provides precise positioning of the array and eliminates one-dimensional smearing. In addition, this mechanism allows asynchronous operation, so the user can control both scan speed and data collection rate. This eliminates the need for a separate "frame grabber" or dedicated processor, and frees the host computer for multi-tasking.

Buy Just What You Need
Only EIKONIX' broad product line lets OEMs and end users match needs precisely. Configurations range from bare-bones digital camera heads through complete image acquisition subsystems, including cameras, light sources, control electronics, imaging software, and interfaces for many widely used computers (including most DEC and Multibus-based systems).

More Applications
Only EIKONIX offers the performance and flexibility to handle the broadest range of the most demanding applications, including mapping, engineering drawing digitizing, graphic arts, CAD/CAM input, office automation, X-ray storage and analysis, textile pattern design, geological imaging, communications, animation and microscopy.

EIKONIX Know-How
Only EIKONIX digital imaging products are backed by our 17 years of experience in matching advanced electro-optical technology to a widening world of applications.

To find out what we can do to support your digital imaging applications, contact EIKONIX, 23 Crosby Drive, Bedford, MA 01730, (617) 275-5070.
Supercomputer Exploits Parallel Processing

As the cost of processing elements decreases, it is possible to build computer systems with a number of processors sharing the burden of executing complex programs efficiently. Alliant Computer Systems Corp. (Acton, MA) has combined three forms of parallel processing, increasing not only system throughput but also program execution speed in the FX series of computers. This combination shows why there is some confusion when describing the sorts of architectures currently on the market.

Parallel processing describes three forms of processing. In the first, instruction level parallelism, a single CPU instruction operates on multiple functional units. This design is typically used on all mainframes and supercomputers. The second form executes independent jobs in parallel on independent processors. Used in many microprocessor-based systems, this design increases system throughput, but not the execution speed of individual programs. In the third form, parallel processing employs multiple general-purpose computers to reduce the time-to-solution of a single application.

Using all three forms of parallel processing, Alliant claims one-fourth the performance of a Cray for the high end of the FX series. This has been achieved by using two classes of computing resources (Figure 1). Computational elements (CEs) are pipelined processors with integrated vector, IEEE floating point and parallel processing hardware. Up to eight CEs may be interconnected to a computational complex with common memory through a 376 Mbit/sec switch as well as interconnected with each other through a dedicated parallel processing control bus. All of the processors in the complex are applied to the execution of a single program, transparent to the programmer.

At the same time, an expandable pool of interactive processors (IPs) execute in parallel with each other and the CEs. The IPs enable the CEs to concentrate on computational tasks while maintaining system responsiveness for interactive users by running the operating system and interactive applications. The Alliant operating system, based on UNIX Berkeley 4.2, transparently orchestrates queues of ready to run tasks for the two types of processors. Computational jobs are scheduled for the computational complex, interactive and operating system activity for any available IP.

Perhaps the most important part of the Alliant system is its ability to run existing Fortran programs without reprogramming. Alliant's FX/Fortran compiler automatically transforms Fortran source code for scalar concurrent, vector and vector concurrent execution. Also DO loops that execute in vector mode on supercomputers are compiled to run as parallel vectors on the FX/8.

Alliant currently plans to offer two versions of the supercomputer. The FX/1 will be a desk-high system with a single computational element and one or two interactive processors that share a UNIX-based kernel and operate in parallel. The FX/8 will be a series of machines that can be expanded with the addition of up to eight computational elements.

Perhaps the FXs' closest competitor is the C-1 from Convex Computer (Richardson, TX). The C-1 is a 64-bit scientific computer that also supports scalar and vector processing. Like Alliant, Convex provides a Fortran compiler, Convex Fortran. The compiler performs data flow analysis on iterative sequential procedures to produce parallel executable code for the integrated vector processing of the hardware. However, unlike Alliant, Convex does not produce a range of machines that can be configured and upgraded.

Late in 1986, another parallel processing system will enter the market when ETA Systems (St. Paul, MN) announces its ETA 10, a system that can be configured with two, four, six or eight processing elements. Each processing element is expected to contain both vector and scalar processors. Parallel processing machines are just now making an impact on the market. In the future, all machines will take advantage of some form of parallelism to increase performance.

— D. Wilson
Force's "NO WAIT STATE"—OF—THE—ART CPU-4 features the 68010 at 12.5MHz with 128KBytes of SRAM for your high speed applications.

Proven speed superior in benchmarks, the CPU-4 is ideal for high performance VMEbus applications. In fact, the "NO WAIT STATE" CPU-4 holds its own against 68020 CPU products operating with several wait states!

Addition of the CPU-4 to Force's distinguished product family, designed and manufactured with years of VMEbus board engineering and production experience, assures you of a reliable, available, high performance CPU. CPU products available include:

CPU-1 The World's most popular and universal VMEbus CPU featuring 8/10MHz 68000, 128/512KBytes DRAM, 3 serial ports, RTC, and more. Over 6000 sold worldwide.

CPU-2 A highly versatile CPU incorporating the 8/10MHz 68010 with true "Dual Ported RAM" from 128KBytes up to 1MByte, multi protocol communications controller, floppy disk controller, PIT, and RTC.

CPU-3 The World's first UNIX* VMEbus board incorporating the 68010 CPU, 68451 MMU, and 68450 DMAC, 4 level bus arbiter, and serial I/O on one double Eurocard, 32 or 128K Bytes, zero wait state, SRAM CACHE mode operation

CPU-4 Additional features to those already mentioned include, a 68450 DMAC, 1 serial port, 2 parallel ports, RTC, and a floppy disk controller option.

NEW PRODUCT ADDITIONS

DRAM-E3M1+E3S3
The 1MByte DRAM master operates stand-alone or with multiple 3MByte slaves offering optimum performance in 32 bit data/32 bit address, Byte parity check environments. Typical access time is 65ns (write) and 240ns (read) with parity generation.

CMC-1
As an intelligent monochrome or color controller for raster scan terminals, this stand-alone VMEbus board offers interfaces for keyboard, lightpen, 2 serial ports and 1 Centronics parallel port.

ASCU-1/2
This new breed of high performance advanced system controller handles all exception signals on the VMEbus and contains powerful I/O devices such as a serial interface, Centronics parallel interface, 4 level bus arbiter, RTC, and GPIB interface (ASCU-2).

If the VMEbus boards you purchase aren't designed and manufactured by FORCE, chances are they aren't "NO WAIT STATE"—OF—THE—ART.

Call Force Computers today, the VMEbus specialist!

*Unix is a registered trademark of AT&T

For US, Canada and Mexico Circle 1 on Reader Inquiry Card
For International Countries Circle the Office Number Closest to You
About 50% of IBM mainframes use SNA/SDLC as their primary communication protocol, making SNA interface products attractive. Protocol converters and terminal emulation products are common. Gateway and translation products provide LAN interfaces to SNA. IBM's increasing use of LU 6.2 for program-to-program communication is an important factor in the effectiveness of products developed by other firms for SNA connection.

There are fundamental differences between SNA and common LAN protocols. SNA is a hierarchal network, based on hosts, controllers and terminals. In contrast, LANs are for peer-to-peer communication. Most LAN protocols deliver several services to every node. Different pieces of software are needed for various SNA functions on various machines.

One sign of SNA importance to other networks is Digital Equipment Corp.'s (Tewksbury, MA) DECnet/SNA gateway. In addition to providing access to IBM-resident applications and computers from DECnet nodes, the gateway allows SNA users to take advantage of resources on DECnet. Recent software includes terminal emulation for Micro/RX and programming interfaces from VAXes. One package provides Advanced Program-to-Program Communications (APPC) under LU 6.2, the first SNA system to allow universal, peer-to-peer SNA communications. None of the DEC SNA products run on IBM systems, but by building to IBM's DIA/DCA (document interchange and content architecture) guidelines, compatibility is assured.

Combining the advantages of DECnet and SNA from outside those two firms is Interlink (Fremont, CA). The IBMmvs/DECnet Gateway, now available for VM as well as MVS systems, comprises an Interlink controller and software to run DECnet in IBM systems. The controller is connected to Ethernet and channel-attached to the IBM system (Figure 1).

Unlike the DEC product, Interlink's gateway box performs data conversion. The result is that users on IBM equipment see the standard IBM user interface and those on DEC systems see the screen familiar to them, whether DEC or IBM programs are running. Interlink feels that DEC's gateway will be limited by SNA; the IBM mvs/DECnet Gateway software provides file transfer and the more extensive functions of DECnet to the IBM system.

Computer and networking firms may want software to use with their own hardware for gateways to SNA. Access/SNA from Control Data's Communications Solutions Inc. (San Jose, CA) was designed for OEN use. Written in C, Access/SNA emulates an IBM 3270, 3770 or 5250 cluster controller. This emulation is not as limited as terminal emulation. An upcoming release will include LU 6.2 peer-to-peer APPC functions and DIA to interface applications to DISOSS in a mainframe. These could enhance the effectiveness of connections greatly.

A software product based on LU 6.2 has already been introduced by Rabbit Software (Malvern, PA). Called SNA-Plus, this implementation of LU 6.2 protocols provides peer-to-peer and program-to-program communications between IBM and non-IBM machines. Programs in two different languages can communicate directly. With LU 6.2 capability, only the information needed is transmitted, not the emulation of an entire screen of information. The increased operating efficiency, network responsiveness and application flexibility provided by this direct communication will make LU 6.2 products highly desirable.

Network Applications Inc. (Austin, TX) bases SNA connectivity on software products in the IBM mainframe. The most recent product, transNET 2.0, supports non-IBM to IBM interchange of DISOSS 3.2 editable documents. This SNA connectivity for DEC All-In-One, Wang OIS and VS, IBM PC and DG CEO is primarily for volume end users.

Connecting non-IBM equipment into SNA networks by point-to-point links or terminal emulation packages limits functionality and speed. Hyperchannel from Network Systems Corp. (Minneapolis, MN) provides a high-speed host-to-host network, but software for network services is mainly left up to the user. Generally, a gateway between SNA and some other network architecture is most effective. Choices are somewhat limited, but an effective connection to SNA may be a significant factor in choosing a network.

-Pingry
Thermo-Magneto-Optical Disk Promises High-Capacity, Low-Cost Removable Storage

At the 1985 National Computer Conference, Verbatim Corp. (Sunnyvale, CA) demonstrated a 3½" erasable optical disk capable of storing 40 Mbytes. In contrast to optical systems with read-only and write-once media, this approach uses a reversible medium that, like magnetic disks, can be rewritten endlessly. Verbatim envisions these disks as a low-cost, high-density removable storage medium for small systems. To achieve read/write capabilities, the prototype disk drive uses thermo-magneto-optic recording. Writing on the disk uses a magneto-thermal process that temporarily reduces the coercivity of selected spots on a film composed of terbium, iron and cobalt by raising its temperature with a laser. This allows the magnetization direction in these regions to be reversed by a small external bias field. Storage of these recorded bits occurs when the reversed domain returns to room temperature with its resultant high coercivity, ranging from 2000 to 3000 oersteds. Erasures and rewrites use the same procedure as writing but with the applied field reversed. In fact, thermo-magneto-optical films are more resistant to accidental erasure than magnetic media since their coercivity is much higher than the 300 to 600 oersteds typically found in conventional recording surfaces.

Magneoto-optical reading first requires that a beam of low-intensity polarized laser light be focused on the disk. As it passes through the storage film, the plane of polarization is rotated slightly according to the up or down direction of the magnetic fields. A photodetector and analyzer are used to identify the polarization state of the transmitted light. The head/media separation of greater than 1 mm is much larger than that for magnetic recording, providing better reliability. Pregrooved media permits track alignment within 0.1 μm. Unlike other types of optical recording media—namely, read-only and write-once—this recording scheme may compete directly with magnetic disk storage. Read-only memory is provided by inexpensive laser-read disks that are pressed from a master disk. Read-only memories are typically used as interactive videodisks for educational training and program or database distribution. Although they permit the user to write on the disk to encode information, write-once storage devices cannot be rewritten because the reflectivity of the medium is permanently changed by the writing process. These disks are ideally suited for archival storage replacing tape or for online mass storage of documents.

In contrast, erasable optical disks will be used in the same way as magnetic disks; Verbatim has pursued optical technology because of a belief that it is better suited to high-density storage than conventional magnetic recording. Dr. Geoffrey Bate, senior vice president for engineering, notes that increasing the areal density of magnetic recording is increasingly difficult beyond the typical limits of 9,600 bits/in and 96 tracks/in for double-density floppy disk drives, since the separation between the heads and media must be halved to double the bit density. For example, to achieve a bit density of 50,000 bits/in requires the separation between the head and media be no more than five millionths of an inch.

Means to increase the areal density of rigid magnetic disks may also create problems. Sputtered or plated disks have higher coercivity but may require smaller separations between the disk and magnetic heads. According to Bate, thin-film heads with smaller head gaps to read increased bit density disks have good reading characteristics but poor writing ability. Increasing the track density often requires embedded servo tracks.

Optical recording techniques are capable of achieving increased areal densities with less trouble. Bate estimates that an areal density of 50,000 bits/in and 20,000 tracks/in is the technology limit envisioned today. In comparison, the prototype disk starts out rather conservatively with an areal density of 15,825 bits/in and 6,350 tracks/in. Bate projects that a capacity of 100 Mbytes can be readily achieved by just increasing the track density to 15,000 tracks/in. The company estimates the cost of the optical disk drive will range from $200 to $300 since many of the electronic components are borrowed from the compact audio-optical disk. Furthermore, the estimated media costs of $30 for the 3½" disk (also borrowed from the compact disk world) make it competitive with existing tape and rigid disk cartridges of similar capacity, as well as high-density floppy disks. Verbatim hopes to use the increasingly popular Small Computer System Interface (SCSI) as the drive interface. There is no word when production versions will be available.

—Aseo
VERSATEC
HAS YOUR NUMBER IN ELECTROSTATIC COLOR PLOTTING: 42, 36 AND 24.

The inventor of electrostatic color plotting has done it again. Versatec second-generation electrostatic color plotters deliver proven performance in new affordable 24 and 36-inch plotting widths. Now you can choose the width that best fits your color hard copy needs.

More affordable plots. You get the turnaround, throughput, and proven performance of Versatec's famous ECP-42 at a lower price. And your consumables cost is lower than that of thermal, inkjet, or photoplotter devices.

One Versatec color plotter can deliver more plots to a network or workstation cluster than inkjets or multiple pen plotters. Users get faster response at less cost. And reliable Versatec plotters run unattended. With no pens to skip, jets to plug, or film to change or develop.

Multi-pass wins! Proven Versatec multi-pass color plotters save money, space, and CPU overhead. They produce better color, faster monochrome plots. On paper or film.

Plotter's plot, promises don't.
Hundreds of Versatec electrostatic color plotters are at work in CAE/CAD, geophysical imaging, and other computer graphics applications. Versatec has been delivering color plotters since June, 1983.

The safe choice. Versatec is the only company with a full-time service organization devoted exclusively to electrostatic plotters. General computer peripheral maintenance or third-party service could leave you with inadequate support.

It's real. See what Versatec electrostatic color plotters can do for you. Circle the readers' service number or call our toll-free number 800/538-6477 (in California, 800/341-6060).

It's a Versatec.
TECHNOLOGY TRENDS

IMAGING

High-Speed D/A Converters
Target Imaging Applications

Many different types of high-speed digital-to-analog (D/A) converter are available, implemented in both unipolar and bipolar technologies. Monolithic CMOS, hybrid video and high-performance bipolar D/A converters may exhibit very different operational characteristics. Table 1 shows five D/A converters introduced during the past month. Although not typical of the range of parts the companies offer, the chart does show the design diversity now available.

One of the most important parameters of a video D/A converter is speed, usually specified in MHz. For a 60 Hz noninterlaced 1024 × 1024 display, the scan rate is about 63 MHz. Thus, many manufacturers claim that a 65 MHz D/A converter is required to support such displays. But since the beam is blanked for 25% of the time for retrace, the pixel scan rate is about 84 MHz.

The term video D/A converter means different things to different manufacturers. To some, a video D/A converter is one that converts digital data at several MHz; to others, the output must be RS330/RS343 compatible. To add to the confusion, many high-speed D/A converters are current-output devices and require output op amps. These op amps, if incorrectly chosen, will slow system performance by orders of magnitude. Other considerations include resolution, trade-offs between bipolar and CMOS devices and differences between hybrid and monolithic devices.

One interesting introduction is a series of D/A converters developed in CMOS by Brooktree Corp. (San Diego, CA). In addition to the BT-102 in the table, the company will offer a series of video products by the end of the year. According to company president Jim Bixby, the first of these will be a 12-bit 30-MHz D/A converter similar to the bipolar 20-MHz TDC1012 from TRW (La Jolla, CA) but fabricated in CMOS. This will be followed by a fast video amplifier capable of direct D/A converter interfacing which will produce a 60V output with 1.5 nsec rise time. The company also plans to release details on a 250 MHz 8-bit bipolar D/A converter with ECL-compatible inputs. Brooktree has also signed a licensing agreement with Toshiba Corp. which will allow Toshiba to use Brooktree’s technology to develop both 14- and 16-bit D/A converters for optical disk players.

At present, Bixby says, the main contenders for the 8-bit D/A converter market are the TDC1018 from TRW and the AD9700 from Analog Devices (Norwood, MA). Others poised to take a piece of the pie (Electronic Imaging, August 1984, p. 55) include Analogic Corp. (Wakefield, MA) with the AD-808E 8-bit composite D/A converter with a maximum conversion rate of 150 MHz, Intech Corp. (Santa Clara, CA) with the 4TD hybrid D/A converter with three channels of 4-bit video output for RGB-type displays with up to 40 MHz conversion rate and Epitex (Ogdensburg, NY) with the EDH 13400 hybrid containing three 4-bit D/A converters each operating at 100 MHz.

As designers of high-performance, high-resolution display systems demand increased performance, high-speed D/A converter manufacturers will be forced to produce higher speed conversion products. As more manufacturers compete in this area, diversification will occur, producing products which will solve more than the display’s conversion problem.

—A. Wilson

Table 1: Five D/A converters have been introduced by semiconductor manufacturers in the past month. Although not typical of any range of parts offered by these companies, the table shows the various specifications of high-speed D/A converters.

<table>
<thead>
<tr>
<th>Manufacturer</th>
<th>Analogic</th>
<th>Analog Devices</th>
<th>Brooktree</th>
<th>Honeywell</th>
<th>TRW</th>
</tr>
</thead>
<tbody>
<tr>
<td>Conversion speed</td>
<td>100MHz</td>
<td>150MHz</td>
<td>75MHz</td>
<td>200MHz</td>
<td>20MHz</td>
</tr>
<tr>
<td>Device number</td>
<td>A8308TC</td>
<td>HGD-8005</td>
<td>BT-102</td>
<td>DAC3401</td>
<td>TDC 1012</td>
</tr>
<tr>
<td>Precision</td>
<td>Triple 8-bit</td>
<td>8-bit</td>
<td>8-bit</td>
<td>Triple 4-bit</td>
<td>12-bit</td>
</tr>
<tr>
<td>Fabrication technology</td>
<td>Bipolar</td>
<td>Bipolar</td>
<td>CMOS</td>
<td>Bipolar</td>
<td>Bipolar</td>
</tr>
<tr>
<td>Pin compatibility</td>
<td>TTL</td>
<td>ECL</td>
<td>TTL</td>
<td>ECL</td>
<td>TTL</td>
</tr>
<tr>
<td>Power dissipation</td>
<td>3W (max)</td>
<td>2W (max)</td>
<td>0.5W</td>
<td>1.8W</td>
<td>1W (approx.)</td>
</tr>
<tr>
<td>Output</td>
<td>RS330/343</td>
<td>RS330/343</td>
<td>RS330/343</td>
<td>RS330/343</td>
<td>40mA max.</td>
</tr>
<tr>
<td></td>
<td>75 Ohm</td>
<td>75 Ohm</td>
<td>75 Ohm</td>
<td>75 Ohm</td>
<td>output current</td>
</tr>
</tbody>
</table>
Range Of Computer Vision Expanded By Artificial Intelligence

At the recent Conference on Computer Vision and Pattern Recognition in San Francisco, the importance of artificial intelligence (AI) to the latest work in machine vision was apparent. AI aids machine vision because an enormous amount of data must be processed and the relationships between the data are conducive to symbolic manipulation. Machine vision systems face the problem of comprehending new or ambiguous data or both. Applied AI systems are designed to learn from and discern imperfect information.

Computers’ ability to extract useful information from visual data is widely used in the automotive and aerospace industries. Machine vision is critical in robotics for understanding depth, shadows, movement and hidden objects. Other applications are remote sensing, and geophysical and biomedical analysis.

Machine vision is being used in some surprising applications, including a system discussed at the conference for automatic lip-reading from facial movements. Eric Petajan, now at AT&T Laboratories in New Jersey, did the work through the Computer-based Education Research Laboratory at the University of Illinois at Champaign-Urbana. A 68000-based computer combined with a Voterm II voice recognition system was used. The system analyzes a 244 x 248 pixel image at 60 Hz, representing 6.25 Mbytes for an utterance of 1.25 seconds. Predictive differential quantizing (PDQ) was used for data reduction. PDQ is a compromise between run-length encoding and contour tracing. It allows the coding of multiple gray level images and computes region parameters efficiently.

Another application for machine vision is automatic analysis of electrophoretic gels, developed by Michael Skolnick of Rensselaer Polytechnic Institute. It takes an expert about 20 minutes to analyze ambiguous gray spots. Implementing AI techniques, computer analysis takes less than 5 minutes. The expert system builds a model of the visual environment and the symbolic relationships within. Decisions are made by a matching algorithm which creates a pattern of hypotheses. The rules are applicable in any environment where image comparison is of interest.

A direct AI-based application is the classification of galaxies being studied at INRIA in Valbonne, France. The enormous amount of data is difficult for humans to compare and classify. Several expert methodologies were tested, including fuzzy pattern matching. Fuzzy set theory, introduced in 1965, has been applied to a broad spectrum of problems in set theory and lately in pattern recognition. Fuzzy reasoning is based on relationships that are “certain” or “possible.” The results are determined according to the proximity of a tested pattern to the threshold of a rule. A fuzzy prototype may be thought of as a simple knowledge base consisting of fragments of procedural and declarative knowledge. The INRIA prototype of information about galaxies is information based on “likelihoods.” The expert system featuring fuzzy pattern matching can classify one galaxy in 180 seconds.

Some of the computer vision problems that use AI for recognition and analysis are shape determination, motion analysis, 3D object construction, stereo vision, contour analysis, optimal path routing and character recognition. A moving object, potentially behind other objects, must be completely understood. This means that the definition of a 3D object must include what cannot be seen. The software must be able to create the object using conventional solid modeling technology. The AI program must be able to generate a description of the object in CSG (constructive solid geometry), B-rep (boundary representation) or a hybrid of several techniques.

Another example of the combination of AI and computer vision, in use at Martin Marietta Corp., is a rule-based system for pattern recognition that exploits topological constraints. The research for this aerospace application was done by Mitchell Nathan at Martin Marietta and Michael Magee at the Artificial Intelligence Laboratory at the University of Wyoming. Edge types that join at junctions form higher level objects. From this fact, a set of rules is developed that describes known models. Object recognition by the processor is rule-driven. Facts are asserted (or unasserted) through deductive rule checking. Two sets of rules are used. Topological rules are based on how junctions, edges and surfaces exist in a planar, trihedral world.

Rules based on models, however, are application driven. They build on topological rules and describe how anticipated objects would appear. The interaction of the two theories produces the knowledge base. The results are promising. When line segments are missing, the system can hypothesize the location of the missing features in an image, so a complete image can be constructed from incomplete information. The process is automated further by autogenerating model descriptor rules and expanding the system’s knowledge base to include curves and more complex objects.

The increasing use of AI in machine vision is going to translate into different hardware and software tools for research and applications. Many researchers are presently using conventional VAX hardware and C software. However, they are now turning to Symbolics and LMI hardware and implementing their programs in LISP or Prolog.

— MacNicol
Microprocessors, analog circuitry, LSI functions, various types of memory and glue logic are now part of many standard cell libraries. As a result, systems once consuming several boards are being put on a chip. Because of the complexity of these cell-based designs, semiconductor vendors must also supply sophisticated CAD/CAE environments. IC fabrication technologies, however, continue to outpace the CAD/CAE tools necessary to fully automate the design of single chip systems.

When CAE tools fall short, gaps are often bridged by manual methods, causing design cycles to become lengthy. Creating the numerous test patterns for verification of these VLSI devices is an example of a CAE void. Manual test vector generation often consumes a large portion of the design cycle. Routing of highly integrated cells that have irregular dimensions is another task that often requires manual intervention. Automatic routing software for these LSI and VLSI functions is an area under development. Simulating circuits that include both analog and digital circuitry is also a major problem. Presently, there are no simulators that adequately handle mixed mode simulation.

**Standard Cell Design**

From the designer's viewpoint, there are no differences between the gate array design cycle and the standard cell design cycle (Figure 1). Using either technology, designers work from the IC vendor's cell library, use similar verification tools and maintain a close relationship with the IC vendor. Hence, both standard cells and gate arrays can be grouped together as semicustom devices.

From a manufacturing standpoint, however, gate arrays and standard cells are very different. Gate arrays require only one to three customized masks during the fabrication process. These last few masks are used to connect the predefined rows of gates. Standard cells, on the other hand, demand a full set of up to 12 customized masks since there are no predefined gates on the die. Another difference between the two technologies is turnaround time; standard cells typically require 8 to 12 weeks for prototypes and another 8 to 12 weeks for production parts. Gate array prototypes are usually ready in 4 to 8 weeks with production parts available in another 6 weeks. Despite the higher number of masks and longer turnaround time, most designers view standard cell devices as semicustom rather than full custom.

Standard cell libraries that include PLAs, memory, microprocessors and analog functions offer the most architectural design flexibility. However, prices rise dramatically when complex functions are integrated onto the chip. Non-recurring engi-
neering (NRE) costs for standard cell designs range anywhere from $25,000 to $140,000, and these figures do not include computer charges. Large volumes are necessary to absorb the higher cost. One way to circumvent computer charges is to use a workstation. Most standard cell vendors support either Mentor Graphics (Beaverton, OR), Daisy (Mountain View, CA) or Valid Logic (San Jose, CA) workstations. Among the factors contributing to higher prices are the cost of building a full set of masks, computer time for simulation and routing, the IC vendor's engineering charges and developing special test hardware and test software.

Traditional standard cells have fixed heights and variable widths, contrasting to gate arrays, whose cells have both dimensions fixed (Figure 2). Variable width permits greater optimization of die area, which is the key parameter in any customized chip. The common standard cells found in most vendors' libraries include SSI and MSI components. But since many functions are larger than standard size cells, they do not conform to the fixed height/variable width concept. Routing considerations come into play because of the functions' irregular rectilinear dimensions; UARTS, RAM, ROM and core microprocessors are examples of LSI and VLSI blocks often demanding special attention.

An additional routing stage is necessary to incorporate these irregular shaped functions into a standard cell design. Automatically wiring large blocks to the other sections of the chip requires a block router, which connects macromells having non-standard dimensions. When block routers are unable to complete the job, manual routing techniques are used. As might be expected, designs needing hand routing can take longer to complete (days or weeks depending on the routing complexities) than those done with automatic tools.

Before layout, the design is simulated using fixed timing delays. With these timing models, designers get a rough idea of how the chip will function after layout. At this point, critical paths are identified to receive special attention during the layout phase. Once the chip undergoes placement and routing, actual wiring delays (i.e., layout capacitances) are extracted from the layout and used in the resimulation of the design. Back annotation of these layout capacitances is especially important in CMOS designs because device delays are a function of capacitive loading.

Unlike gate arrays, fixed height/variable width standard cell designs are always 100% routable. A gate array's wiring channels have fixed widths, often making 100% routing impossible. Standard cell routers simply extend the width of a routing channel if it becomes too congested. An increased die size occurs when channels are enlarged. And the larger the die, the more expensive the chip.

Placement and routing is a crucial stage in the design cycle since it directly determines the circuit's timing. Because this phase of the design cycle is so important to producing a working chip, most vendors prefer to do the layout themselves. At the same time, most logic designers are unfamiliar with IC layout and often choose not to get involved. One drawback of being removed from the layout stage is a loss of control. Although this is not a major problem, any time a design is out of the creator's hands the possibility of a design error increases. Standard cell designers will eventually assume responsibility for layout as they become better acquainted with semicustom technology.

A widely used standard cell automatic placement and routing
layout package is CAL-MP from Silvar-Lisco (Menlo Park, CA). The package’s three main programs are Place, Interact and Route. Place is used for either interactive or manual cell placement; Interact allows designers to modify autoplace cells; and Route does the automatic routing between cells. CAL-MP is technology independent and is designed to lay out CMOS, bipolar and p- and n-channel MOS circuits. Its other capabilities include 2- or 3-layer routing, routing of cells that are more than one row high (like memory), routing of rectangular cells with variable dimensions, automatic power and ground routing, cell placement between pads, manual preplacement of critical cells and back annotation of layout capacitance.

CAL-MP runs on IBM’s 3000 and 4000 systems under the VM/CMS operating system, DEC’s VAX under VMS and on Prime and Apollo computers running under PRIMOS and AEGIS, respectively. Interface programs are available to merge CAL-MP’s database with remaining integrated circuit layers on a custom layout station to produce pattern generator (PG) tapes for mask making. In addition, interface programs are available for producing Calma’s GDS-II and CIF.

Two standard cell automatic layout systems aimed at competing with CAL-MP are CellPlus from Calma (Milpitas, CA) and StandardEdge from SDA Systems (Santa Clara, CA). Unlike CAL-MP, CellPlus is tailored to the design rules of specific semiconductor manufacturers. Motorola (Phoenix, AZ) is the first vendor to sign an agreement allowing Calma access to its proprietary design rules and process information; technology transfers with other IC makers are reportedly underway.

CellPlus uses several place-and-route algorithms that lay out both fixed height/variable width standard cells and variable height/variable width cells (Figure 3). It includes an automatic standard cell placer and router, interactive placement and routing editors, connectivity and design rule checkers and post layout delay analysis utilities.

One problem with auto-place-and-route software is the huge quantity of data that must be manipulated. As designs become more complex, automatic placement and routing tools frequently get bogged down. To minimize the amount of data that SDA’s StandardEdge must handle, the system uses abstract representations containing bounding boxes and pins, rather than complete cell layout geometries. This increases speed and efficiency since the system handles less graphics data.

**System = Analog + Micros + Macros + Memory**

Until now, only a few IC vendors offered all of the cells necessary to put a complete system on a chip. Recently, however, several semiconductor manufacturers upgraded or introduced libraries that include analog circuits, memory cells, LSI functions and core microprocessors.

NCR Microelectronics (Fort Collins, CO) and Zymos (Sunnyvale, CA) were among the first standard cell vendors offering core micros in their libraries. NCR has an enhanced version of the CMOS 65C02. Designated the 65CX02, the cell has 59 additional op codes including 14 new instructions and two additional addressing modes (Figure 4). Bit manipulation instructions were added to facilitate software control of memory-mapped I/O and control registers. Zymos offers the 80C48 and 80C49 processors, which are pin compatible with Intel's (Santa Clara, CA) off-the-shelf versions of the parts (Figure 5). The 80C51 is also under development at Zymos. The core micros have a 1.36 µsec instruction cycle time while running at 11 MHz and consuming 12 mA. Zymos recently introduced a 2-micron CMOS library with 1 nsec gate delays, for clock frequencies of 30 to 35 MHz. NCR’s 65CX02 operates at up to 3 MHz and consumes as little as...
"Sure, I knew standard parts were inefficient...but I played it safe."

Giving up semicustom benefits is a high price for the assurance of trying out a design the minute you finish it.

"Software breadboarding" in total confidence.
Today's CAD software tells you just what a breadboard does, only faster. There's no wiring needed. No transferring your design to a circuit schematic. No tedious circuit testing. It's all automatic.

Correct-by-construction design and precharacterized cells end errors. Automatic timing analysis accounts for circuit voltage, temperature and wiring capacitance. And design changes can take just minutes. A lot to like if you want to do the design instead of us.

How well does it work? Almost 100% success on first silicon with double-metal gate arrays and standard cell circuits! Logic problems which do appear can be corrected in days.

Play it safe with Gould AMI semicustom.
Discover our full line of semicustom products and services. Call (408) 554-2311, or write: Breadboards Anonymous, Semicustom Products Marketing, Gould AMI Semiconductors, 3800 Homestead Road, Santa Clara, CA 95051. Because we too believe in safety first.

Breaking The Barriers to Semicustom ICs.

Circle 20
4 mA when operating at 1 MHz.

Testing core microprocessors is a central issue in designs based on these VLSI devices. Imbedded processors present problems for several reasons. First, the processor is typically buried deep within the chip's surrounding logic, so exercising the CPU becomes difficult when peripheral logic is complex. Since many of the processor's I/O pins are not brought out to the chip's external pins, test points are less than optimal. To exercise the processor, designers and test engineers must develop complex test vectors that penetrate peripheral circuits. Another difficulty is that the complexity and size (in terms of gate count) of a processor-based standard cell device requires a huge number of vectors to adequately test the logic. As many as 50,000 to 100,000 vectors may be necessary to test such a design.

Developing the quantity of patterns needed to test a VLSI standard cell device requires a significant effort. Almost all manufacturers require customers to assume complete responsibility for this task. Many of the design problems detected after a chip is fabricated are the result of inadequate test vectors. When test vector development is given second priority to design, particularly subtle problems often go undetected.

Both NCR and Zymos are putting significant effort into test development to facilitate testing of core processor-based designs. Intel (Chandler, AZ), a firm expecting to become heavily involved in the standard cell market by early 1986, is also addressing the test issue. The first processors Intel is offering in its library are the 80C49 and 80C51. Both devices are modified versions of the company's standard products. A ring of test logic and buffers replace the bonding pads and pad logic. This isolates the core cells from the rest of the logic and permits separate testing.

NCR has a unique method of interfacing to its customers who do not work out of the Colorado facility. Instead of establishing company design centers, NCR offers its tools, technology and fabrication facilities to independent firms. By doing this, NCR claims it can focus its efforts on fabricating semiconductors. Design support is left to the independent design houses.

An advantage of working with an independent design shop is that there is usually a tighter interface between the customer and independent. Moreover, independents typically find that supplying the customer with engineering support is in the best interest of both parties, since it often leads to a more rapidly completed chip that is less likely to have a design flaw. One firm under agreement with NCR is Custom Silicon Inc. (Lowell, MA), one of the first to offer a cell library on the IBM PC. The library runs on Futurenet's (Canoga Park, CA) Dash workstation.

Other firms offering libraries on IBM's PC include Gould American Microsystems Inc. (AMI) (Santa Clara, CA), and Matra Design Systems (Santa Clara, CA). AMI's PC-based software package, designated SCEPTRE II, performs simulation with a 10-state event driven MOS logic simulator, placement and routing, timing analysis, layout verification and netlist generation. Gould AMI offers a Z80 CPU and is investigating including others in its library. Emphasis has also been on bringing up its 2-micron HCMOS library and increasing the number of analog cells and LSI macrocells. An 87 stage ring oscillator was recently fabricated using the 2-micron process which exhibited propagation delays of 460 psec/gate with a fan-out of 1, operating at 5V.

Matra's PC-based system offers 18-state logic simulation, testability analysis software, fault simulation, automatic place-and-route tools, design rule checking and back annotation of wiring delays from the actual layout. The firm also has a software package that automatically converts programmable logic device (PLD) designs into standard cell designs.

AMI, NCR and Zymos each offer a wide selection of analog cells. AMI's analog capabilities include comparators, 8-bit A/D and 8-bit D/A converters, a general-purpose operational amplifier, an analog switch and current bias generators. One area that AMI specializes in is switched-capacitor filter design (Figure 6). The filter shown is constructed using a switch array cell with external capacitor cells and an operational amplifier cell. Either high-pass or low-pass filters can be designed by simply eliminating the appropriate capacitor. (For high pass filters, Cl=0; for low pass filters, C2=0.)

One of the most popular devices currently in use is Advanced Micro Devices' (Santa Clara, CA) 2901 bit-slice CPU. Until now, the 2901 was available only as an off-the-shelf component. Although the part is used when high speed is a primary requirement, its performance advantages are frequently offset.
The User-Configurable Shadow RAM from Mostek.

Take a moment to consider this. Mostek has a new low-cost answer to your low-density nonvolatile memory needs. It's the user-configurable MK4701 128 x 8 Shadow RAM.

Being user-configurable, it lets you decide which characteristics to give it. Like automatic storage. Or on-command storage. It even lets you adjust its Vcc trip point.

And being a single-chip solution, the MK4701 will fit a standard 24-pin bytewide socket — even in an existing design. Which not only makes it easy to work with, but also does away with additional circuitry since it interfaces directly with your system's microprocessor.

What's more, its Vcc sensing detects power outages, and write protects the MK4701 to prevent data corruption from spurious cycles. Its automatic store option will then store all of its data in bulk — which avoids separate signaling to the nonvolatile store pin.

So, for more information on the Shadow RAM that puts others in the shade, contact Mostek Corp., 1215 W. Crosby Road, MS2218, Carrollton, TX 75006, (214) 466-7479. In Europe, (32) 02/673.99.60. In Japan, 03/496-4221. In the Far East (Hong Kong), 5.681.157-9.
by high package counts and lengthy interconnect wiring between the processors and peripheral devices. General Electric Semiconductor (Research Triangle Park, NC), LSI Logic (Milpitas, CA) and WaferScale Integration (Fremont, CA) are providing a solution by offering functionally equivalent CMOS 2901-based core processors in their standard cell libraries. 

Limited only by chip size, General Electric's GE2901 and GE2910 cells can be configured to form a processor of any bit length that is a multiple of four. CMOS chips are usually slower than their bipolar counterparts because as interconnect wiring lengths and fan-out rises, capacitance increases, causing longer delay times. However, by integrating multiple 2901s onto a chip, interconnect wiring is minimized and performance is vastly improved. When four GE2901s are configured to form a 16-bit bit-slice processor together with the GE2910 microprogram controller, the resulting core processor yields 100 nsec cycle times. GE's cell library is based on a 2-micron technology that yields 1.7 nsec (fan-out = 2) gate delays. Other 2900 family members in GE's cell library include the 29C03, the 29C09 and the 29C11.

WaferScale Integration is providing designers with 4-bit, 16-bit and 32-bit bit-slice CPUs, all based on the 2901 and fabricated in 2-micron CMOS. Designated the 59C032, the 32-bit machine runs at 15 MHz, includes a scratch pad 32-word × 32-bit RAM, has a datapath delay time of 82 nsec and dissipates 300 mW. In comparison, eight off-the-shelf 4-bit bipolar 2901s linked together to form a 32-bit function has a datapath delay of 91 nsec and dissipates over 12 W. The 2902, 2904, 2909 and 2913 as well as CMOS EPROM cells, with sizes ranging from 64 bits to 64 Kbits, are also available in WSI's library. Like several other vendors, WSI's library runs on DEC's VAX, Daisy's workstation and IBM's PC AT.

International Microelectronic Products (IMP) (San Jose, CA), a firm specializing in both handcrafted full custom and standard cell design, includes one-time programmable PROM cells in its library. The PROM is based on a programmable contact technology, as opposed to either blown fuse or blown junction transistors. IMP's current 2-micron technology produces 4 nsec gate delays, but a 1.25 micron library that will yield gate delays of 1.2 nsec is under development. IMP is also putting significant resources into cell compilers development. Until now VLSI Technology Inc. (VTI) (San Jose, CA) has been one of the few companies offering cell compilers. However, IMP recently completed a RAM compiler and a pad compiler. The RAM compiler allows designers to construct an n × n-sized RAM by simply specifying the dimensions. Similarly, the pad compiler generates a wide range of I/O circuit variations. IMP is working on a ROM compiler and a PROM compiler and is set to introduce a new analog cell library.

VLSI Technology started out offering strictly cell compiler-based designs; however, the company has expanded into gate arrays, programmable logic and Megacells — a fixed height/variable width technology. Die area is optimized by interconnecting Megacells, macrocells and cell-compiled functions via an address and data bus architecture (Figure 7). VTI claims that this busing approach results in greater silicon efficiency than traditional methods. The following Megacells are included in VTI's library: the 6845 HMOS and 68C45 CMOS controllers; 16K, 32K, 64K 128K HMOS ROM; the 82C54 CMOS counter/timer; the 82C84 CMOS DMA controller; the 82C85 UART; the 82C88 CMOS bus controller; the 82C89 CMOS DMA controller; and the 65C02 CMOS microprocessor.

An established gate array manufacturer, LSI Logic is attacking the application-specific IC (ASIC) market with a three-prong strategy. Aside from the firm's gate array business, LSI Logic is introducing structured arrays, standard cells and structured cells. LSI Logic's standard cells are shrunken versions of the firm's gate array cells. Structured arrays are gate arrays that, in addition to an uncommitted sea of gates, have a core processor or some other large cell prefabricated on the chip.

Structured cells are aimed at applications demanding high performance and the utmost architectural flexibility. Bit-slice (2901) processors, multipliers, multiplier/accumulators, register files and multiport RAMs are among the cells available to designers using this technology. Although many functions in the structured cell library could be implemented using LSI Logic's standard cells, more die area would be consumed. Comparing technology performance, system frequency speeds are 40 MHz for the company's LL7000-series of high performance gate arrays and 50 MHz for structured cells.

LSI Logic is also introducing LDS IV, an upgrade of the LDS III development system that now includes linking software. The design methodology of structured cells revolves around simulating large complex blocks independently. Once the blocks are simulated, the various sections of the chip can be linked, compiled and simulated. Since LDS IV includes linking software, the circuit does not have to be recompiled each time a small change is made in the logic.
Ricoh (San Jose, CA) is the only firm currently offering standard cells that combine bipolar and CMOS components on the same chip. Operational amplifiers, A/Ds, D/As and comparators are among the devices Ricoh will incorporate onto a standard cell design. Also available are CMOS EPROM cells, SRAM cells, 9RAM cells and PLAs. A 65C02 core microprocessor is expected to be introduced in the fourth quarter.

Texas Instruments (Dallas, TX) offers a 3-micron library with over 250 cells including RAMs, ROMs, PLAs and ALUs. Harris Semiconductor (Melbourne, FL) offers a wide selection of macro functions in its standard cell library. Among the cells available are the SM4702 programmable bit rate generator, the SM6402 UART, the SM82C37A DMA controller and the SM6406 programmable asynchronous communications interface. Other companies providing standard cell libraries are Mostek (Carrolton, TX), Fujitsu (Santa Clara, CA), Silicon Systems (Tustin, CA) and National Semiconductor.

Looking Down The Road

Once a hope of the future, systems on a chip have arrived and standard cell vendors are racing to provide customers with as wide a selection of cells as possible. With the multitude of vendors providing standard cell technology, the competition is fierce. Aside from the extensive range of cells currently under development, vendors are in a heated battle over performance. Most are developing 2-micron libraries, but during the next 18 months many manufacturers will begin work on cells with feature sizes in the 1-micron range.

Meanwhile, the tremendous number of variations of a particular function are driving many vendors into the development of cell compilers. Although only a few have made announcements, many have cell compiler projects underway. Cell compilers that generate RAM, ROM, I/O pads and shift registers are usually among the first to be developed because the size of these cells varies with each design. Rather than building every variation of a function, vendors are finding it much easier to shift their efforts toward cell compiler development.

A wider variety of core microprocessors will also be available soon. LSI Logic, for example, may offer Texas Instruments' TMS320 single chip digital signal processor in its structured cell library. Intel will be adding several of its more advanced processors to its cell library. And several other manufacturers who currently do not offer processors are testing the market and will soon include micros in their libraries.

As far as analog cells are concerned, only a handful of vendors offer linear capability. Of those, most have the basic functions such as op amps and comparators, but a few provide A/D and D/A converters. Over the next 18 months, flash converters and a variety of other analog cells will be introduced.

The incredible $895 computer!
A 68000 and all this too:

Total Multibus/IEEE 796 compatibility. 10 MHz operation with no wait states. 128K of dual-ported RAM. Two multi-protocol serial I/O ports. Two isBX Multimodule connectors. One 16-bit triple counter/timer. And one 24-bit parallel port. All on our M68K10 board for $895 in quantity 100.

An additional $340 brings you a full megabyte of on-board RAM. And for another $100 you can have a no-wait-state 12 MHz processor.

Prices this low are possible only because we design, manufacture, and test all of our products in house. And we can sell in volume because our M68K10 satisfies such a wide range of applications—process control, data analysis, automated testing, intelligent control, and communications.

We also offer in-depth technical support hard to find elsewhere.

From SBE, Inc., 2400 Bisso Lane, Concord, California 94520.

Phone free 1-800-221-6458 for literature mailed today.

In California call (415) 680-7722.

Circle 21
Feast your I/Os on this.

Unplug the old. Plug in the new. Bit Pad Two. The newest addition to Summagraphics' MM Series Data Tablets is format, function and plug compatible with Bit Pad One and Ten, and our other RS-232 UIO tablets. Summagrid, Supergrid and Microgrid.

Bit Pad Two offers the high reliability and low cost you'd expect of a product called Bit Pad. Plus electromagnetic technology to eliminate periodic biasing. And contemporary styling for today's ergonomic workstations.

Bit Pad Two is slim. Handsome. With a flat work surface for cursor steering or menu picking. And no metal edges or restrainers to scratch desks, catch spills, or collect dust. You have a choice of a 3 or 4 button cursor or one button stylus, which are interchangeable. Resolution (up to 1000 lines/inch), baud rate and sampling rate are switch selectable or programmable via the keyboard, along with remote request, software reset and self diagnostics.

Now you can move up to the latest in digitizer technology without special drivers or software rewrites. With Bit Pad Two. It's versatile. Programmable. Friendly. Built and backed by the company that knows how to deliver high quality. Summagraphics.

Erasable programmable logic devices (EPLDs) have opened up a new level of versatility in logic design. They permit engineers to integrate digital circuit functions quickly and efficiently onto fewer devices. At the same time, using EPLDs does not involve the high costs and long lead times associated with full custom or semicustom alternatives. EPLDs are devices that, like EPROMs, can be programmed to implement virtually any logic function, erased with ultraviolet light and reprogrammed. Both the programming and reprogramming take place in the customer's facility, under complete control of the designer.

This article—the first in a two-part series—focuses on EPLD technology and internal structure as well as comparisons to other technologies. The second part of the series will examine design methods for use with EPLDs.

Programmed EPLDs can replace many SSI/MSI parts; the actual number of parts replaced depends on the number of equivalent gates provided by the device. But whatever its capacity, the programmable device requires far less board space than an equivalent discrete-logic circuit. And because one EPLD can implement a wide variety of logic devices, designers do not need to stock each discrete logic device that might be needed. This reduces production costs.

**User-Defined Logic Alternatives**

TTL devices, gate arrays and custom circuits are part of the overall logic design picture, of which EPLDs constitute the latest development. Implementing a design in custom or gate-array technology involves customization of the wafers during manufacturing. When completed these customized devices can be used to implement complex logic circuitry as well as to minimize per-unit costs if a large number of devices is needed.

However, developing a standard-cell, gate-array or full-custom device entails significant development costs and long prototype lead times. For example, full-custom development typically costs between $50,000 and $250,000 for each design, with a nine to eighteen month prototype lead time. Employing a cell library lowers these figures to a range of $30,000 to $90,000 and a four to six month lead time; gate arrays push development costs down further to the $10,000 to $40,000 range with a one and one-half to five month lead time. If changes are required in the design after initial fabrication, the production cycle lengthens further. And once the devices have been manufactured, they must be stocked by the user as dedicated inventory.

Fuse-programmable logic devices were developed to avoid some of these drawbacks. With fuse-programmable PLDs, instead of developing a logic design and sending it to a custom-chip foundry, designers program the chips in the field by blowing PROM-like fuses. This approach reduces lead times to a few hours and cuts the entry price to about $3 to $25 for simple to moderately complex PALs; complex devices cost as much as $200. Users can also stock one type of device that can be programmed to act as many different circuits. Fuse-programmable PLDs are available under the trademark PAL and the generic name programmable logic array (PLA).

Despite their advantages, fuse-programmable PLDs have some of the drawbacks of PROMs. For example, the bipolar technology used consumes a large amount of power and limits the number of gates that can be incorporated. Additionally, manufacturers cannot fully test fuse-programmable devices; fuses can be blown only once, so it is impossible to know before programming whether the device will function correctly.

**Overcoming Fuse-Programmable Limitations**

Just as CMOS EPROMs overcome the power and programming

*PAL is a trademark of Monolithic Memories Inc.*

Clive McCarthy is Director of Applications for Altera Corp. in Santa Clara, CA.
limitations of bipolar PROMs, CMOS EPLDs solve many fuse-programmable PLD problems. CMOS technology reduces power dissipation drastically. For example, a fuse-programmable MegaPAL from Monolithic Memories Inc. (Santa Clara, CA) and Altera’s CMOS EP1200 EPLD contain about the same number of equivalent gates* and operate at about the same speed, but the power dissipation of the MegaPAL is rated at 3.3W standby and active, whereas the EPLD dissipates only 15 mW standby and 400 mW active. The EPLD device is also smaller and less expensive than the fuse-link device.

In addition, the CMOS EPROM cells in the EPLD can be erased using ultraviolet light. Manufacturers can therefore perform complete functional tests before shipping. Erasability also permits users to correct their design errors or change logic designs in the middle of a production cycle without the expense of throwing away previously programmed devices.

An inherent advantage of CMOS is that a CMOS EPROM cell is significantly smaller than a bipolar fuse-based cell. A state-of-the-art EPROM bit occupies only 36 square microns, while a state-of-the-art fuseable-link bit takes 513 square microns of silicon area. CMOS therefore offers a much better potential for high gate densities at low cost. Moreover, advances in CMOS such as Intel’s CHMOS II-E process (available to Altera through a technology exchange agreement) provide the basis for EPLDs that operate at TTL speeds but with about 80% less power. The integration density made possible by CHMOS allows EPLDs to offer a true alternative to gate arrays.

Design security is another CMOS advantage. It is possible to decipher the design implemented in a fuse-programmable device by prying it apart and examining the fuse pattern under a microscope. In contrast, the structure of an EPLD’s array prevents anyone from decoding the design visually. To prevent anyone from reading out an EPLD’s contents electrically, Altera includes a user-programmable security bit. The bit cannot be erased without erasing the entire design, so security is assured.

Because of the established popularity of fuse-programmable PLDs, the first CMOS EPLDs were designed as direct replacements for existing fuse-based devices. Since then, EPLD technology has developed in directions that enhance the basic concepts used in fuse-programmable parts.

**EPLD Architecture**

An EPLD’s programmability is based on an EPROM-like programmable AND array (Figure 1). The EPLD’s variable AND array and fixed OR structure implement logic functions in sum-of-products form, with each input to the OR function representing a product term. The result of ORing product terms (called a sum of products) goes to an I/O architecture control cell that can contain flip-flops and other elements. The I/O cell can also feed a signal back to the programmable array.

An EPROM transistor is situated at each intersection of a product term and an input or a feedback line. Initially, the EPROM transistors complete all the connections between these

*Editor’s Note: MMI claims MegaPAL has an equivalent gate count of 5,000, not 1200 as suggested here.
Look like DEC \* FOR LESS.

Less cost.
Immediate delivery.
Just two reasons system houses have looked to us for DEC compatible cabinets during the past seven years.

Want more? Ask about our superior quality. And our complete physical and functional interchangeability including DEC compatible power sources.

Choose from our complete line of the most popular DEC enclosures. But choose us. We look like DEC, you'll look like a hero.

Everest Electronic Equipment, Inc.
2100 E. Orangewood Ave.
Anaheim, California 92806
(714) 634-2200

*DEC is a trademark of Digital Equipment Corporation

Circle 67 on Reader Inquiry Card
lines, causing both the True and the Complement of each input to connect to each product term. When the EPLD is programmed, some of the connections made by the EPROM transistors are opened. Thus, the program can connect any product term to the True and the Complement of any input.

When both the True and Complement connections of any input are left intact, a logical false results on the output of the product-term AND gate. If both the True and the Complement connections of any input are programmed open, then a logical "don't care" results for that input. If a user wants the output of a product term to be TRUE, all the inputs for that product term must be programmed open.

Figure 1 shows only one macrocell out of this device's total of eight. A more global view appears in Figure 2. With multiple macrocells, feedback from one output cell can act as an input to another macrocell, thus providing a way for the EPLD to implement complex logic functions.

**EPLD Architectures Can Adapt**

A key to EPLD versatility lies in the programmability of its I/O structure. Using the I/O cell of the EP300 as an example (Figure 3), output and feedback multiplexers can provide as many as 20 different operating conditions. The output multiplexer selects inverted or noninverted, registered or combinatorial outputs. The feedback multiplexer permits combinational, registered or bidirectional I/O feedback. Each of the I/O options is selected by programming specific bits, which are termed architecture bits because they alter the EPLD's internal structure. Although the architecture bits do not participate in the sum-of-products logic, they are part of the device's programmable array.

Compared to PALs, which have about the same number of equivalent gates as the smallest EPLDs (about 300), EPLDs offer gates that are generally more useful. Because of the configurable I/O block, EPLDs can implement the functions of many different PALs, yet the same number of pins (20) as the PALs.

Even more architectural flexibility is necessary when a PLD's number of equivalent gates reaches about 1200, since there are four times as many gates in a package that has only twice as many pins. Figure 4 shows how a 1200-gate EPLD is segmented into two sections to make its gates more useful. Each half of the device's EPROM array has both local feedback and global feedback. The global feedback connects the EPLD's two sections and can drive any other macrocell in the device. Local feedback lines can drive only macrocells in the same section.

This division of feedback connections is virtually always transparent to users, but it allows maximum use of resources with minimum overhead for unused interconnections. If all the feedback lines in the large EPLD were global, it would be like making a printed circuit board whose wiring paths could accommodate all possible connections between all the components on the board. Even dealing with a handful of devices would require a big, complex board. But by laying out the board so that chips with common connections lie near one another and those that have few or no direct connections are placed farther apart, the board can be greatly simplified.

The 1200-gate EPLD's design follows a similar philosophy. Closely related functions can reside in the same section of the chip and employ local feedback. Connections between more loosely related functions in different sections can use global
We run with a great crowd.

Complete hardware/software compatibility.

Talk about easy interfacing. You can take a ZETA 824 or ZETA 836 plotter and plug it into virtually any computer made.

What’s more, you’ll be ready to run because our plotters understand a variety of computer protocols. Select the model for your application then just plug in and plot.

In fact, we’re a plug compatible replacement for many plotters from HP, CalComp and Tektronix. Some models of our plotter can even run directly from your IBM cluster controller. Now that’s easy interfacing.

When it comes to your favorite application packages, you’ll be on safe ground too. Packages such as CADAM, TechniCAD, Euclid, P-CAD, AutoCAD and many more.

The most productive plotter for the money.

You’ll be getting the highest output plotters for the money with our new ZETA 824CS and ZETA 836CS. More finished plots. More productivity. Plus, these “D” and “E” format plotters let you run either single sheet or roll media.

Easy-to-use touch controls.

Your time is valuable. So we’ve made our touch controls simple — yet powerful. Set speed, pen pressure, liquid ink parameters, electronic limit sensing, windowing, scaling — all at the touch of a finger. Self-test and diagnostic plots too. Let us show you dozens of other time-saving operations in a brief demonstration.

Plotter specialists.

We’ve been designing hardware interfaces, plotting language emulators and high performance pen plotters for over 14 years. Nicolet also provides you with worldwide sales and service support.

Give us a call. See how easy it is to join the crowd.

Call (415) 372-7568.
Nicolet Computer Graphics Division, 777 Arnold Drive, Martinez, CA 94553
TWX 910481-5951

Nicolet Computer Graphics Division

CADAM is a trademark of CADAM, Inc.
TechniCAD is a trademark of Tektronix, Inc.
Euclid is a trademark of MATRA DATAVISION, Inc.
P-CAD is a trademark of Personal CAD Systems.
AutoCAD is a trademark of Autodesk, Inc.

Circle 18 on Reader Inquiry Card
feedback. If this approach were not taken, the array size would grow as the square of the number of macrocells and the EPLD would occupy a much larger, more complex chip.

Some applications also benefit from an array design that allows some adjacent macrocells to share product terms. Figure 5 shows how two macrocells can share four product terms in addition to the eight product terms dedicated to each of these macrocells. The shared terms are wired into both macrocells' OR gates. Sharing is used primarily in state machine and counter applications, where common product terms are frequently required among output functions.

Another innovation for large EPLDs is the use of buried registers. Instead of providing flip-flops only at I/O pins, an EPLD can include four buried flip-flops that may be used in feedback paths to other macrocells—an approach that conserves space and squeezes additional capabilities into a 40-pin DIP.

Buried registers are less practical in fuse-programmable PLDs because of the difficulty in testing a flip-flop that isn't directly associated with an I/O pin. These PLDs must connect flip-flops to I/O pins so that the elements can be easily observed and preconditioned. In an EPROM-based EPLD, however, all the flip-flops can be preconditioned in a special mode and tested fully by the manufacturer.

Additional options that can benefit 1200-gate EPLD designs are input latches and programmable clocks. The clocks consist of both input-latch and I/O-register clocks; users can select different clock enabling edges, in addition to enabling or disabling either or both of the clocks. This feature is especially beneficial in systems with multiple timing requirements.

**Counting Equivalent Gates**

One of the most important comparisons between different PLDs—their number of equivalent gates—is a matter of confusion. Part of the difficulty lies in the definition of what constitutes an equivalent gate. In a gate array, the accepted definition is that a gate equals a 2-input NAND gate. The resources in a PLD must be compared with the gates required to implement an equivalent set of functions in a silicon-gate CMOS gate array. Establishing this gate exchange rate is fairly straightforward for the functions in the I/O cells. For instance a D-type flip-flop can be implemented with nine 2-input NAND gates.

The evaluation gets more complex for the AND-OR array. Taking Altera's EP300 as an example, the 74 product terms (programmable AND gates) each have 18 True and 18 Complement inputs. Because an 18-input AND gate would consume at least nine 2-input NAND gates in a gate array, it could be said that the EP300's array equates to 666 (74 x 9) gates.

However, as any designer who has used a PLD knows, not all of these gates are usable in practical designs. A more realistic method is to convert PLD equations to an equivalent function as it would be implemented in a gate array, then determine how many gates are needed to implement that function. Comparing a large variety of functions indicates that each OR output in a PLD equates between 15 and 30 gates, with the lower value probably more typical. By this measure, the EP300 achieves a typical equivalent gate count of 320 gates and a maximum of 440 gates. Table 1 compares some other available PLDs according to the same standard.

The programmable architectures used in EPLDs such as the EP300 and the EPI200 do not greatly increase the equivalent gate count as evaluated here, even though they improve the devices' usefulness. Comparing different PLDs thus demands more than a simple tabulation of gates. The real value of any programmable logic device lies in its usefulness in applications.

---

**Table 1: Gate complexity of various programmable logic devices.**

<table>
<thead>
<tr>
<th>Resource</th>
<th>Manufacturer and Part Type</th>
<th>Altera EP300</th>
<th>AMD 22V10</th>
<th>MMI PAL 16R8</th>
<th>Signetics 82S159</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Number</td>
<td>Gate Equivalents</td>
<td>Number</td>
<td>Gate Equivalents</td>
<td>Number</td>
</tr>
<tr>
<td>Inputs</td>
<td>18</td>
<td>72</td>
<td>22</td>
<td>88</td>
<td>10</td>
</tr>
<tr>
<td>Flip-Flops(^\text{#})</td>
<td>8</td>
<td>72</td>
<td>10</td>
<td>90</td>
<td>8</td>
</tr>
<tr>
<td>Outputs (3-state)</td>
<td>8</td>
<td>56</td>
<td>10</td>
<td>70</td>
<td>8</td>
</tr>
<tr>
<td>OR Array Outputs</td>
<td>8</td>
<td>120</td>
<td>10</td>
<td>150</td>
<td>8</td>
</tr>
<tr>
<td></td>
<td></td>
<td>240</td>
<td></td>
<td>300</td>
<td></td>
</tr>
<tr>
<td>Total Gates</td>
<td></td>
<td>320</td>
<td></td>
<td>396</td>
<td></td>
</tr>
<tr>
<td>Typical Maximum</td>
<td></td>
<td>440</td>
<td></td>
<td>548</td>
<td></td>
</tr>
</tbody>
</table>

(\(^{1}\) Assumptions D-type flip-flop option.)
Speed. Resolution. Economy.

Pick any three.

High performance/price value for PC workstations: It runs in the family.

Number Nine's REVOLUTION™ family of single-board graphics controllers offers a combination of features not possible before the "Revolution". An Advanced CRT Controller (ACRTC). Up to 100 MHz pixel rate. Non-interlaced, flicker-free operation. Unique memory-mapped, multi-ported 1 Megabyte display RAM. A maximum viewable resolution of 1280 x 1024, and a software selectable number of bit planes from 1 to 4.

The REVOLUTION 1280 x 4 controller is CAE/CAD for the IBM PC workstation. ACRTC hardware drawing works in tandem with the PC's own microprocessor to eliminate operational bottlenecks. Uninterrupted bus access supplements ACRTC drawing to allow for maximum flexibility in either plane or pixel access modes. BIOS emulation puts DOS functions in a hardware window to create a one-monitor system. The result: Total programming flexibility, unsurpassed read/write screen speed, unparalleled resolution, and almost universal system compatibility.

A new standard? See for yourself. The future in PC-based CAE/CAD is here today. Not someday. For all the Revolutionary information, call 617-492-0999, or write Department G3 at the address below.

Specifications:

System: IBM AT, XT, PC and compatibles, 16 and 8 bit bus.
Pixel Rate: Up to 100 MHz.
Addressable Resolution: 2048 x 4096 with 1-bit plane, 2048 x 2048 with 2-bit planes, 2048 x 1024 with 4-bit planes, software selectable.
Viewable Resolution: Factory options include 1280 x 1024, 1024 x 768, 832 x 624 and 640 x 480, all running non-interlaced.
On-board RAM: 1 Megabyte CHMOS display RAM.
Color Specs: 4096 colors, 16 simultaneously viewable, up to 4-bit planes. Three 16 x 4 R/W tables.
Display Buffer Access Modes: Multi-ported simultaneous access by host processor and ACRTC. The host processor accesses in either PLANE mode, which allows sequential access of individual bit planes, or PIXEL mode, which updates whole pixel values.
ACRTC Drawing: Absolute or relative X, Y addressing from high-level language includes vector, rectangle, polyline, polygon, circle, ellipse, random polygon fill and BIT-BLT raster operations.
Hardware Features: Zoom 1-16x independently on X or Y axis, pan and scroll, 3 horizontal split screens, one fully programmable window, clipping, cursor, fully programmable raster parameters.
Output: RGB analog or TTL.

Number Nine Computer Corporation
691 Concord Avenue, Cambridge, MA 02138

Revolution is a trademark of Number Nine Computer Corporation. IBM is a registered trademark of International Business Machines, Inc.
Solid modeling of three-dimensional objects is now technically feasible because of the evolution of computer graphics technology. However, it has only been commercially viable because of the availability of more powerful host CPUs and the development of graphics systems with near real-time shaded graphics image rendering. In mechanical CAD/CAM applications, solid-modeling application software and systems are becoming increasingly popular. Likewise, other applications, such as architectural design, medical diagnostic imaging and molecular modeling are using solid modeling and shaded graphic display techniques.

Before the advent of high-speed VLSI devices, most three-dimensional algorithms were implemented in software. Since the color value and visibility of each pixel must be calculated separately, a tremendous amount of computational time was needed to render a shaded image. With high-resolution monitors, this time often stretches to hours, even days, of compute time, which is prohibitively long for many graphics applications. However, since operating algorithms are normally simple but need millions of repetitions, VLSI devices present a good solution.

**Bit-Mapped Vs. Vector Displays**

Images generated on graphics display systems can be divided into two classes: raster scan (or bit-mapped) and random scan (or vector). In bit-mapped graphics the image is constructed from a 2D array of pixels. Each of these can take on an individual color and brightness value to form the graphics image. To display fine detail, there must be a large number of pixels, each mapped from a screen position to a corresponding memory location in the frame buffer where each data value specifies the attributes of the pixel.

In the vector scan method, all the drawings are constructed from straight lines, lines specified from given end points. With this method, curve construction is realized by a piecewise approximation method. Solid areas are represented by lines displayed close together. When used for simple images, the technique is useful because large amounts of image memory are not required. However, as images become more complicated, the number of line sequences increases, causing screen flicker to occur.

Since the introduction of 256K and 1 Mbit DRAMs, the cost of implementing a high-resolution bit-mapped display has reduced so dramatically that the bit-mapped method now dominates most graphics applications. This has led to two factors affecting graphics board design: the realization that powerful graphics systems can now be implemented on small printed circuit boards (many are available on the IBM PC bus) and the realization that these graphics boards can now be used with other peripherals, such as imaging devices that can store images as well as graphics using the graphics bit-map.

**Monochrome Graphics**

In many applications, such as publishing workstations, the use of color is not required. Rather, the system must support a large bit-map and be able to move characters and text very quickly. Typical resolutions, often greater than $1024 \times 1024 \times 1$, allow characters and icons to be stored in “nonvisible memory” and brought on-screen very quickly. And because of the limited nature of the application, graphics commands can be micro-programmed into the graphics controller, or specialized VLSI devices can be used. Bit block transfer (BIT-BLT), for example, is a function which transfers a 16-bit region of a graphic bit-
In Silicon

map from one location to another. Originally developed by the Xerox Palo Alto Research Center (PARC), the technique allows rapid transfer of graphics or text.

In the development of its VG-150 graphics controller board, Datacube (Peabody, MA) used the technique implemented as microcode stored in on-board PROMs (Electronic Imaging, June 1984, p. 76). Using Advanced Micro Devices' (Sunnyvale, CA) 29116 on-board processor, the 150 Multibus board is optimized for the BIT-BLT operation. Other manufacturers have committed this function to silicon to improve speed and PC boards (Digital Design, June 1985, p. 24). At Sun Microsystems (Mountain View, CA), a BIT-BLT chip was developed for its workstation by Silicon Compilers (Los Gatos, CA) and is now being marketed through VLSI Technologies (San Jose, CA).

Another commonly used function in monochrome graphics systems is image companding, or the compression and expansion of bit-mapped images for purposes of fast image transmission. Using techniques such as modified Huffman run-length encoding, companding has, up until now, been implemented in microcode in a similar fashion to the BIT-BLT operation. At AMD, an IC has been developed which performs these functions and which will find its way onto the next generation of graphics boards. Designated the Am7920, the CCITT Group 3 and 4 compatible chip capitalizes on the high pixel-to-pixel correlation in monochrome images, recoding the data to eliminate redundancy. For example, an 8½" x 11" document scanned at 200 dots/in across and 200 dots/in down consumes 467.5 Kbytes. Compression, using the 7970, can reduce this to typically 10-100 Kbytes, saving both memory and transmission time.

Future implementations of graphics boards will employ co-processors to offload commonly used functions from the graphics controller. Future silicon developments will include such chips as window management ICs to automatically control a number of independent graphics windows at high-speed. This and other advances will lead to true multiprocessing graphics controllers operating at high speed. Advances in ASICs technology will encourage the development of these graphic controllers.

Color Graphics Systems

As the human visual system can only discern approximately 256 levels of gray, systems which use 8 bits of image depth are useful in depicting realistic images. For color systems with three primary colors, 24 bits are required. The more bits per pixel, the more subtle the effect created can be, especially in applications which demand functions such as natural scene shading. Most graphics systems currently available are not designed to produce a full range of colors and shades.

To offer a large range of colors without using large amounts of memory, output look-up tables (LUTs) can be used. The data value of a pixel is not used directly to control the color or intensity, but acts as an entry address within the LUT. The value obtained is used to determine the pixel color and intensity. For an 8-bit-per-pixel system, two bits per primary color and two bits for intensity could be used. This would produce 12 bits of color data with a possible 4096 definable colors. However, the trade-off is that only 256 of these colors can be chosen at any one time.

Although many color graphics boards use VLSI devices as display controllers, they are not capable of such graphic calculations as light source modeling. For example, ICs such as the NEC 7220 and the Hitachi ACRTC perform commands such as "draw circle," "draw rectangle" and "draw line" without host intervention. These ICs—and boards based on them—are not capable of such functions as image rotation or interpolation of...
Because of this fact, potential designers, integrators and users of these systems must be aware of their limits which are often clouded. In some advertisements, manufacturers will show images—often computed on a Cray or a VAX—not next to a photograph of a graphics board which is incapable of producing the images.

**Color Graphics Boards**

Many of the available graphics boards use VLSI devices as display controllers. These VLSI devices include the 7220 from NEC (Mountain View, CA), the 7300 from NCR (Colorado Springs, CO), the RMS chip set from Motorola (Phoenix, AZ) and the 95C60 from AMD (Figure 3). The graphics boards available include the IV-1651 VME graphics board from Ironies TO PC -AT PC Data Latch (Ithaca, NY) which uses the 7220, the Revolution 1280 × 4 IBM PC board from Number Nine Computer (Cambridge, MA), which uses the Hitachi ACRTC, and the Short-Port Color Card for the IBM PC from Emulex (Costa Mesa, CA), which uses the Hitachi 6845.

Other manufacturers have developed their own graphics chips to incorporate on board level products to improve performance. Last month, Xtar (Elk Grove, IL) announced a PC graphics card based on its own GMP chip set. **Figure 1** shows a cube rotating about three axes and zooming toward the viewer.
INTRODUCING
PCVISION™'S BIG BROTHER

You already know the other members of our PCVISION family: The PCVISION Frame Grabber . . . The first image processing hardware for the IBM PC. ImageAction . . . The first user-friendly image processing software for personal computers. Now we are pleased to introduce the newest addition to the family:

The FG-100-AT

The first image processing hardware module designed specifically for the IBM PC AT. The FG-100-AT is the only board on the market that takes full advantage of the speed and expanded capabilities of the IBM PC AT. It gives you all the power and flexibility of the PCVISION Frame Grabber, and includes:

- 12 bit-planes of frame memory
- Real-time arithmetic and logic processing (summation, subtraction, averaging, etc.)
- Extensive graphic overlay capabilities
- Hardware pan, scroll, and zoom
- Memory access to eight pixels simultaneously

To find out how the FG-100-AT can provide your personal computer with the high-performance image processing capabilities of systems costing much more, call our Sales Department at any of the numbers listed or write. Dealer inquiries are invited.

Leaders by Design

IMAGING
Imaging Technology Incorporated
600 West Cummings Park, Woburn, MA 01801
(617) 938-8444 Telex 948263

Southern California Office
Northern California Office
Midwestern Office
(714) 960-7676
(408) 748-9313
(313) 855-2680

PCVISION™ and ImageAction™ are trademarks of Imaging Technology Incorporated.
IBM is a registered trademark of International Business Machines Corporation.
The cube is redrawn every 16.7 msec into a 640 × 400 × 4 bit-frame buffer. For each frame, the host processor (in this case, the IBM PC) calculates the data for the Polygone board's display list. Standard matrix multiplication routines are used to rotate the cube about its center and to translate it along the Z axis. A binary space partition (BSP) algorithm sorts the polygons in the Z direction. Conventional projection routines then calculate the screen coordinates of each vertex of each polygon. The resulting two-dimensional polygonal database is then sent to the Polygone board, which draws the scene into the frame buffer.

The background shading from light to dark green and light to dark blue is accomplished using the dithering capability of the Polygone board. Dithering is also used for some of the intermediate shades of the cube faces. Eighteen different colors are used in the cube, with several more shades being used to create the background. The Polygone board's dithering capability makes it possible to draw this picture on a 4-bit-per-pixel system, which would normally be limited to 16 colors.

In a similar move, Matrox (Dorval, Quebec, Canada) announced its PG-640 and 1280 IBM graphics boards which use custom VLSI drawing processors to execute graphic commands rapidly.

Whatever chip set is chosen, most currently available graphics boards implement the same kind of functions. Graphics primitives can be used for 3D drawing functions, matrix transformations and look-up table programming. However, many of these boards have a limited ability to render objects.

To perform rendering it is necessary to use techniques such as antialiasing, hidden surface removal, Phong or Gouraud shading and ray tracing. These functions are useful in applications such as CAD/CAM, video animation and medical applications. Many graphics companies see these types of functions as not only belonging to the purely graphics area but also to the graphics/imaging or solid modeling area. Because of this, many of the more complex graphics functions may appear either in microcode or in dedicated ICs.

At last month's SIGGRAPH show in San Francisco, Weitek (Sunnyvale, CA) introduced a high-performance graphics board for the IBM AT called the solids modeling engine. At the heart of the two-board set is a floating point board's display refresh controller, the Am8150 graphics color palette and the Am8157 video shift register.

Figure 3: AMD's programmable three-chip graphics chip set is typical of the VLSI devices now available for graphics. Shown are the Am8150 display refresh controller, the Am8151 graphics color palette and the Am8157 video shift register.

files (Figure 2). A 2901 microsequencer controls the solids modeling engine and is pipelined for high-performance. Microcode embedded in the writable control store (a bank of 2K × 96 bits of static RAM) controls virtually everything on the board set and is loaded by the AT during initialization.

Weitek's integer processor is a 16-bit machine made up of four 2901s that calculates addresses for the shared RAM buffer. It also can be used for command parsing and logical operations. Because it uses the IBM graphics controller, the solids modeling engine is interesting for two reasons. By choosing a microcoded design, the two-board set is not limited to a set of graphics primitives, thus the boards are capable of all the standard graphics primitives such as transformations and clippings. Also, the machine can be used for solid modeling, performing such functions as hidden surface removal, variable shading, translucency and light source modeling.

Combining Imaging And Graphics

Although more graphics functions will be implemented in VLSI, many graphics manufacturers are studying ways of combining graphics and image processing. Bit-map memory systems have allowed systems to be configured which use bit-mapped graphics memory to store images as well as graphics, opening application areas in medical, industrial and military

Z-Buffer Eases Complex Calculations

Originally proposed by Edwin Catmull, the concept of the z-buffer extends the concept of an x-y image space into depth or z-coordinates. By doing this, graphics calculations, such as hidden-line removal, become less complex. This is because the elements of an image do not need to be written into the frame or z-buffer in depth priority. For example, if a new element in a scene is to be displayed, then the depth or z-value of the new image can be compared to that already in the z-buffer. If the pixel's z-value will be less than the z-value already in the frame buffer, then the new pixel is behind the image already in the frame buffer and no action is taken. If the new pixel's value is greater than the frame buffer value, then the frame buffer will be updated with the new value.

The concept of the z-buffer eliminates calculations of an image depth sort while increasing image-memory size to accommodate the buffer. Also, since the pixels in the frame buffer are written to an arbitrary order, it is more difficult to perform such tasks as prefiltering antialiasing, transparency and translucency effects. Techniques to overcome the limitations of these factors include postfiltering using a resolution larger than display space resolution for antialiasing and using separate transparency, intensity and translucency buffers to overcome the transparency and translucency problems of the z-buffer.

The z-buffer concept may also be extended to include other forms of graphical effects, such as shadow effects. Despite the large amounts of memory needed to implement these concepts, recent semiconductor advances have allowed many of these techniques to become commonplace.
What is the precise flying head height?

We can tell you in seconds.

Using white light interferometry and a proprietary algorithm, the SpectraScan fast scanning SpectraRadiometer measures flying head height with 0.2 µ in. accuracy and 0.01 µ in. repeatability. Measurement time is less than 2 seconds.
applications (Electronic Imaging, April 1985, p. 42). At US Video (Washington, DC), a single IBM PC-compatible board has been developed which allows users to combine both imaging and graphics. Designated the Raster Master RM-110, the board is capable of superimposing graphics and information over images generated by any NTSC-compatible source. At the low end, these systems will be useful for video production and special effects systems. At the high end, these systems will prove useful in other areas.

At this year's NCGA in Dallas, TX, a system was discussed which combined both image and graphics processing to produce detailed prostheses for medical purposes (Reference 4). The system, discussed by Dr. Michael Rhodes of Multi Planar Diagnostic Imaging (Torrance, CA), uses Data General (Westboro, MA) minicomputers to perform region growing and thinning algorithms on CT data. This data is then vectorized and sent to a CAD/CAM system where it is used to construct a graphical prosthetic image. After this, the data is reformatted and sent to a milling machine where the prosthetic implant is manufactured (Figure 4). Although much of this computation is currently being performed on minicomputers, advances in graphics technology will soon allow these functions to be performed on personal computers.

**VLSI Enters The Picture**

Much of the current research in graphics systems is aimed at improving the image generation speed by dividing the display into small regions, each handled by separate concurrent processors (Reference 5). Until the introduction of the Graphics Engine by Dr. James Clark of Silicon Graphics (Mountain View, CA), not much progress had been made in combining graphics and VLSI technologies. At the 1985 VLSI Chapel Hill conference at least three papers were presented on VLSI graphics systems. One, from John Poulton of the University of North Carolina (Chapel Hill, NC), described a pixel planes graphics engine designed to replace the rasterizer, frame buffer and video controller of a conventional system. The main component of the system is a smart frame buffer composed of custom VLSI memory chips which addresses the graphics problem with a highly parallel processor that mimics a processor per pixel. Using the pixel planes system approximately 30,000 four-sided polygons can be processed per second.

At Stanford University (Palo Alto, CA), Scan Line Access Memory (SLAM) has been developed to rasterize images in a highly parallel manner. Stefan Demetrescu of Stanford described an image memory built with SLAM devices which is capable of filling an arbitrary horizontal pixel line segment in one memory access. When rasterizing polygons of 100 x 100 pixels, the SLAMs increase the bandwidth to the frame buffer by factors of 100 to 1600 times, allowing very fast rasterization speeds. Similar research was described by Nader Gharachorloo and Christopher Potte from Cornell University (Ithaca, NY). The Super Buffer they described consists of two main parts: a Scanline Processing Unit which buffers and transforms high-level polygons into intermediate scan line instructions and a VLSI Raster Graphics Engine which simultaneously updates, buffers and refreshes one line of the raster image. Updating the image is performed by transforming each input scan line command into several low-level pixel painting instructions. The image buffer is, therefore, only one scan line and contains only 512 locations. Output of the engine is a raster scan of pixel intensities synchronized with the raster beam for direct screen refreshing.

Although many graphics methodologies such as temporal antialiasing have not yet been fully exploited, today's graphics systems implement many functions needed by systems integrators. Future systems, using either microcoded processors or off-the-shelf VLSI graphics processors, will allow graphic systems to be implemented at low cost. As this occurs, imaging processing functions and graphics functions will merge into systems capable of performing a range of tasks at high speed.

**References**


---

**How useful did you find this article? Please circle the appropriate number on the Reader Inquiry Card.**

- Very Useful .................................................. 613
- Useful ........................................................ 614
- Somewhat Useful ............................................... 615
Quite frankly, this processor just doesn’t hold water.

Or chemicals, or solvents, or anything else that makes a mess or wastes time
It’s a totally dry processor for 3M Dry Silver Papers and Films. There’s nothing in it that needs to be mixed or can spill or stain. Just heat. And it can process all kinds of electro-optical images in as little as four seconds.

But there’s more than speed and dry instant processing to 3M’s improved Dry Silver Papers and Films. Perfect for a wide range of imaging applications, 3M Dry Silver systems offer:
• Spectral sensitivity compatible with most commercially available electro-optical sources.
• Photographic quality and resolution similar to wet-process materials.
• Sufficient sensitivity to handle faster writing rates or low energy light sources.

3M Dry Silver Papers and Films hold nothing but opportunity for you
Faster access to high quality, permanent hardcopy images is an advantage anyone involved in optical recording can appreciate. And now you can have access to the time-saving proprietary technology of 3M Dry Silver processing for your own systems. We offer over 20 years of experience in dry silver media development and associated thermal processor hardware to our OEM partners. Together we can make your imaging future much brighter.

Contact us today and discover the opportunities 3M Dry Silver systems hold for you.

Imaging Systems Division/3M
223-25W 3M Center
St. Paul, MN 55144-1000

3M hears you...

Circle 32 on Reader Inquiry Card
Very Refreshing.

When Cost and Reliability both Make the Difference

Moniterm's reputation for high resolution, high performance monitors is unsurpassed in the workstation industry. Now the new VX Series monitors perform even better, with lower cost, lower power consumption (65 watts nominal) and newer design features that assure incomparable reliability.

VX Series monitors in portrait or landscape configurations scan horizontally at 64 KHz... or 70KHz... or 85 KHz or..., generating non-interlaced rasters of 1024 lines... or 1100 lines... or 1275 lines or...! Very Refreshing.

Images generated on the VX Series monitors are flicker-free and perfectly steady. The ultimate workstation. For windowing, graphics, medical imaging, micrographics and other high resolution applications, clear, crisp images (100 lines per inch) are displayed in living black and white!

Monitors are available in 15", 17", 19" and 23" diagonal sizes, and in a variety of user specified phosphors. Black on white or reversed images come alive! Little space requirement, light weight, small footprint. Call or write for a brochure to see the difference.
Single-Chip Digital Signal Processors Challenge Multichip Solutions

by David Wilson, Executive Editor

Rapid improvements in fabrication technology and the cost-effectiveness of digital VLSI technology and high-performance A/D and D/A converters continue to challenge the role once held by analog technology in the design of signal processors. When designing a digital signal processing system, designers can choose one of two approaches. The first is to base the design on a single-chip digital signal processor, choosing from a growing number of products. These products are usually best suited to lower speed applications, where performance constraints may not be so severe and where cost-sensitivity is important. The second approach is to use a multichip solution, designing the system with arithmetic/control blocks configured in a manner that best suits the application. Over the past few years, there has been a steady progression in the number and sophistication of features offered by digital signal processing (DSP) chips.

Since virtually all digital signal processing can be reduced to the three operations of delay, multiply and add, it is not surprising that many single-chip products look somewhat architecturally similar.

Devices have evolved and now offer many features previously found only on microprocessors; however, they also differ from general-purpose micros in a number of ways. For example, in a standard microprocessor-based system, there is a single data bus on which three distinct types of data transfers take place. First, there are instruction fetches. Second, data bytes are moved in either direction between the CPU and locations in memory. As the input and output ports are effectively located in the memory address space, I/O transfers between the CPU and the ports are the third type of data transfer.

In many DSP chips, a Harvard architecture is more common. With this architecture, the program memory space and the data memory space are separated. It is no longer necessary for the word lengths in the two areas to be the same; instructions may be longer than data or vice versa. Each memory space is connected to a bus of the appropriate width. The Harvard architecture, with its two buses, also offers a method for simultaneous instruction fetch and execution. Another requirement of DSP chips is that they implement flexible I/O structures, primarily

Figure 1: TI’s 32020 digital signal processor has a modified Harvard architecture that provides parallelism between instruction generation and execution.
for codec interfaces. Hence, some DSP chips have serial I/O ports. In some applications, having A/D and D/A converters on the same device as fast processors and the large data and program memory may be useful. Unfortunately, this is currently pushing the state-of-the-art, and most vendors have elected to leave the converters off chip.

A fast multiplier is essential. Pipelining the multiplier is acceptable because most DSP routines are written in-line, so the pipeline rarely needs to be flushed and refilled. Routines that loop or branch still tend to confine their arithmetic computations to in-line segments.

Because of the requirements for placing so many functions on a single chip, most single-chip DSP devices are geared toward executing an algorithm for which the entire program and data can be stored on-chip. Performance benchmarks generated by the manufacturers of such devices may look impressive, but most probably have been specifically tailored toward the memory size of the parts. Although some offer the ability to access off-chip memory, often the performance will decrease because of the overhead.

Address generators, too, are fairly basic. For more sophisticated addressing, the designer must turn to the multichip solution. Most single chips are limited by their use of fixed point rather than floating point multipliers. Those chips that have floating point capability may have such a high pin count and such a high cost that they restrict their own use.

Because the DSP market is performance driven, most manufacturers have aimed toward not only greater performance in their second generation devices but also lower cost. Today's single-chip devices are not measured solely in operations per second but according to their capability to perform a 16-bit fixed point, a 24-bit fixed point or a 32-bit floating point operation.

Advantages of the single-chip approach over the bit-slice approach include easier software development, easier board design and lower board costs when the chip price drops. However, where processing speed is of primary importance, it will be a long time before bit-slice techniques are redundant.

One of the first DSP devices was the TMS32010 from Texas Instruments (Houston, TX). Although the device is very popular, it had early limitations including a limited address space and a slow execution speed (the device took two cycles to multiply/accumulate).

TT's second generation device, the TMS32020 has a number of improvements. The processor has a modified Harvard archi-

Figure 2: ITT Intermetall's digital signal processor has a data bus divided into two equal parts.
We earned our reputation on the 6 o'clock news!

It took real innovation to earn our first Emmy for technical excellence in broadcast television. And a proven track record to record America's first manned space flight. Which explains, perhaps, why Ikegami is rapidly becoming the first name in electronic imaging components.

Today, you'll find us wherever award-winning performance counts.

Providing original equipment manufacturers with the precision components demanded by a Space Age environment. With the same reliability that keeps the 6 o'clock news in focus night after night.

Outer space or inner space, you'll find us wherever products and their end users demand proven performers.

We're Ikegami. We can make a difference in how you do business. And what your business can do for you.

We'll stake our reputation on it.

Ikegami Electronics (U.S.A.), Inc., 37 Brook Avenue, Maywood, NJ 07607 (201) 368-9171
West Coast: (213) 534-0050 Midwest: (312) 834-9774 Southwest: (214) 233-2844 Southeast: (813) 884-2046

Circle 8
tecture that provides parallelism between instruction generation and data computation. The heart of the architecture is its dynamically reconfigurable twin-RAM organization in which a total of 544 × 16 bits of RAM have been split into two different blocks (Figure 1). The first RAM block (288 × 16 bits) has been permanently mapped into the data memory space. The second RAM block (256 × 16 bits), under program control, can be mapped into either the data or the program memory space. All 544 words of on-chip RAM can be used as data memory and instructions may be supplied from off-chip devices at full speed. In another system configuration, 288 words of on-chip RAM can be used as data memory while 25 words remain as program-cache memory. Therefore, instructions can be downloaded from slower off-chip devices to the on-chip RAM and then executed at full speed.

The twin-RAM architecture also allows for the execution of a multiply/accumulate instruction in a single cycle. The 32020 also has several provisions for supporting a multiprocessing interface in which part of the external data memory can be shared by several processors, which can be synchronized together at the clock level. Also, a serial port, not available on the 32010, simplifies communications with A/D converters, codecs and other serial peripherals.

Like the TI part, the DSP128 from STC Semiconductors (Sidcup, Kent, UK) is also based on a Harvard architecture. Also known as the Cascadable Real-Time Signal Processor or CRISP, the DSP128 has a system bus, exclusively for I/O operations and an on-chip DMA controller added to it. The functional elements of the chip include two identical blocks of 256 16-bit words of RAM with their own data address units, an ALU with a 35-bit accumulator, a 16 × 16 multiplier and a DMA controller.

Unlike the TI part, the DSP128 program memory is off-chip, and a block load instruction is used to transfer words from program memory space to the internal RAM blocks. This is typically used at the start of an algorithm to load the multiplication coefficients into the required RAM locations. Many tasks can be partitioned between several devices to improve system throughput.

As a direct continuation of the Harvard architecture idea, ITT Intemetall's (Freiburg, West Germany) DSP chip, the UDP101, has a data bus divided into two equal parts. Although the main feature of a digital signal processor that distinguishes it from a standard microprocessor is the hardware multiplier, there are other features which are often underrated. These features include how quickly data can be made available to the multiplier or how quickly its results can be retrieved for further processing. In the ITT device, two values may be fed to the multiplier in each cycle via the data buses therefore enhancing the throughput of the device. Figure 2 shows the internal architecture. The arithmetic unit consists of a 16 × 16-bit multiplier and a 31-bit adder. In the UDP101, the address space is 1K words × 16 bits, and the program memory is designed as an onboard ROM that may be mask programmable by the user. ITT will offer another version of the processor called the UDP101C that will address external storage instead of ROM.

The data memory has a total capacity of 512 16-bit words. It is subdivided into two sections, each having 220 words of static RAM and 36 words of ROM. Each of the sections is connected to one of the two data buses. In addition, one parallel and two serial interfaces are available. The parallel interface uses a handshaking process that is compatible with the 68000 for data transfer. The serial interfaces simplify the programming of the

Figure 3: The 7720 from NEC (second-sourced by Gould/AMI), allows a sum of product operations in a 250 nsec instruction.
cyclic procedures that are a feature of digital filtering. Using this procedure, serial data can be transferred at a transmission rate of 5 Mbit/sec. Like TI's TMS32010, which is second sourced by General Instrument, NEC's (Mountain View, CA) 7720 is sourced by Gould AMI Semiconductors (Santa Clara, CA) as its S7720. Although the AMI chip does not differ in functionality from the NEC part, it does differ in power consumption and temperature performance. Whereas the NEC part dissipates 1.2W, AMI's dissipates 950 mW; NEC's part operates over a 

-10°C to +70°C operating range, AMI's operates between -40°C to 85°C.

Nevertheless, the chips are remarkably similar. Computational logic is provided by a 16-bit ALU and a separate 16 x 16 fully parallel multiplier that allows a "sum of products" operation in a single 250 nsec instruction cycle. Two serial I/O ports are provided for interfacing to codecs and other serially oriented devices whereas a parallel port provides both data and status to conventional microprocessors (Figure 3).

Memory is divided into three categories: program ROM, organized as 510 x 23-bit words; data ROM, organized as 510 x 13-bit words; and data RAM, organized as 128 x 16-bit words.

While Gould/AMI research is focusing on the cost-sensitive end of the DSP market, NEC appears to be investigating higher performance products. Although most of the DSPs discussed so far have only fixed-point capability, the next generation devices may include some floating point capability achieved at a much greater device density.

The latest device described by NEC includes over 100,000 transistors in a 132-pin pin grid array. The chip's architecture (Figure 4) includes three separate buses. Data on the X bus and the Y bus are fed into a two-operand floating point adder and floating point multiplier. Data on the Z bus is used for storing output data coming from the arithmetic multiplier and adder and the instruction ROM and RAM. The floating point chip is designed specifically for signal processing by use in a multichip configuration.

To integrate the floating point architecture on the Hitachi (San Jose, CA) DSP device, the HD61810, while retaining a part in a small (40-pin) dual in-line ceramic package, a new technique was adopted. The HD61810 is for speech and telecommunications applications. The accuracy of the floating point arithmetic can be represented by a 32-bit dynamic range and a 16-bit maximum resolution as shown by the shaded area in Figure 5.

The left part of the shaded area can be determined by fixed point arithmetic, the right part by floating point arithmetic. If fixed point arithmetic is used, only the left part will be realized. The Hitachi part automatically switches between the two different types of arithmetic, floating point and fixed point, by distinguishing the amplitude of the data. The Hitachi signal processor features an internal multiple bus structure, horizontal-type micro instructions and a two-port RAM. Another part, the HSP-RM, has a large capacity RAM instead of the data and instruction ROM of the HSP.

Perhaps the largest DSP chip manufactured is the DSP32 from AT&T. The chip, containing 155,000 transistors was described at the 1985 ISSCC in New York. The on-chip data arithmetic unit, configured for multiply/accumulate, is the primary execution unit for signal processing algorithms. A full 32-bit floating point multiplier and adder have been implemented that, according to AT&T, are capable of eight million floating point operations per second.

The DSP32's on-chip memory includes 2 Kbytes of ROM and 4 Kbytes of RAM with auto-refresh. The memory can also be expanded to include 5 Kbytes of directly accessible off-chip ROM or RAM. The DSP includes two additional I/O ports, a serial I/O port that provides an interface to time division multiplexing and a parallel I/O port that may be used for direct microprocessor interfacing. Both ports include a user selectable DMA mechanism for directly transferring data or programs between I/O and DSP memory without interrupting a program in process. The DSP is packaged in a 40-pin DIP as well as a 100-pin array. The 100-pin package is required for external memory expansion.

AT&T recently announced commercial availability of its 32-bit chip set (Digital Design, July 1985, p. 21) and had working samples of the DSP at the ISSCC. The part may become available as soon as 1986. Other vendors also have single-chip DSP devices in the works. Two of these vendors are Motorola (Austin, TX) and Analog Devices (Norwood, MA). Analog Devices currently offers a range of DSP products that include its Wordslice family. TRW LSI Products (La Jolla, CA), an industry leader in DSP, and a vendor of a range of standard parts, currently offers designers a standard cell library from which to design their own parts. This functional building block approach
Simpact Solves Your DEC Communications Problem!

We started with DEC’s MICRO/T-11 16-bit PDP-11 microprocessor so you can use your host’s software development tools to write programs using the familiar PDP-11 instruction set.

Then we married the MICRO/T-11 to multiple Z8030 Serial Communications Controllers to create a family of front-end processors that can support nearly all serial protocols, standard or custom.

All ports on our FEPs are individually programmable for baud rates, synchronous and asynchronous protocols, RS-232C, RS-449 (RS-422, RS-423), MIL-188C and MIL-188-114.

We also built in 22-bit hardware memory management so you can download sophisticated application tasks and still have plenty of room for data storage.

Finally, we added firmware for boot loading, self-test diagnostics, and program debugging. But the hardware is only half the story…

Powerful Package of Software Tools

Because we understand what it takes to develop and support a communications system, we created a software toolkit to make our family of FEPs easy to use. Starting with our proven, memory-resident Real-Time Executive, we added a sysgen program to develop down-loadable, runtime images. We also designed efficient drivers for RSX and VMS operating systems so host applications programs can easily talk to our FEPs with simple QIO calls. To help you get started with your project we provide complete software documentation and hands-on training classes.

Standard Protocol Software

We can also provide turnkey packages for Telenet certified X.25 LAPB protocol software (CCITT 1980, Levels 1, 2, and 3) and HDLC (LAPB) frame and link level software. More standard protocols are on the way.

For the UNIBUS

Model ICP1600:
Eight fully programmable comm ports
256K RAM, DMA transfers to host
Single hex-height card
Up to eight ICP1600s per UNIBUS
$4975. (single quantity)

For the Q-BUS

Model ICP1622V:
Four fully programmable comm ports
128K dual ported RAM
Single quad-height card
Up to eight ICP1622s per Q-BUS
$3000. (single quantity)

Port Expander,
Model EXC1612:
Gives the ICP1600 or the ICP1622V twelve additional programmable
RS-232C comm ports
Optional DMA capability for two ports
Single quad-height module for UNIBUS or Q-BUS
$2400. (single quantity)

Software Toolkit
Model QX100:
For RSX or VMS operating systems
Includes Training Class
$5000. (one time charge)

Let us solve your DEC communications problem. Call us today at (619) 565-1865.
enables users to tailor the chip to their particular requirements, choosing from a variety of parts in the cell library.

CMOS will become the preferred technology for most next generation devices. Currently, both ITT and Fujitsu (Santa Clara, CA), with its MB8764 DSP, offer parts in CMOS, but other vendors are not far behind.

References

You Be The Judge.

At Genicom, we're experts at meeting customers' needs. Which, in many cases, means putting someone else's name on our printers. But that's just a small part of our total capabilities.

At Genicom, a VAR can often find just what he needs in one of our existing models right off the shelf, or with only minor changes. But if you need customization, Genicom has one of the most extensive manufacturing facilities in the industry... an experienced engineering staff, an outstanding model shop, designers, a paint shop. You'll find Genicom can handle everything from molding plastics and metal fabrication to the creation of electronic circuit boards and chips.

What's more, after Genicom builds the right printer for your needs, we'll test it in our quality control program. Then Genicom will proudly put your name on our printer. And we'll back it with worldwide service.

You'll find at Genicom, we're so proud of our work, we'll sign almost anyone's name to it... even our own if you prefer. Call our Toll Free number for all the evidence.


Circle 35
Outward Appearances Disguise Laser Printer Capabilities

by Joe Aseo, West Coast Technical Editor

Judging a book by its cover may be a poor rule of thumb for users evaluating the latest generation of laser printers. The use of common print engines such as the LPB-CX from Canon USA (Lake Success, NY), the 4120 from Ricoh (West Caldwell, NJ) or the XP-24 from Xerox Printing Systems Division (El Segundo, CA) means there is little difference in a laser printer's outward appearance or its specifications for resolution and throughput. The majority of printer manufacturers tout numbers like 300 dots/in resolution and 8-24 pages/min throughput. However, this should not imply that all laser printers are created equal. On the contrary, the true sophistication of a laser printer is attributed more to its controller and associated software than the raw capabilities of the print engine. Therefore, users need to dig deep into the guts of the printer to determine the degree of implementation of such desirable capabilities as text/graphics merging and vector-to-raster conversion. The sophistication of a laser printer controller can fall into two broad categories: printer emulators and raster image processors. Less expensive print emulators offer basic functionality, whereas raster image processors have greater flexibility and use the host CPU less intensely.

Printer Emulators

Printer emulation makes it easier to integrate laser printers into established systems by using existing device drivers for daisy wheel or dot matrix printers. Typically, such controllers intercept commands, in the form of control or escape codes, meant for the emulated printer and translate them into commands understood by the laser printer. Two of these printer emulators are the Laserjet from Hewlett-Packard (Boise, ID) that emulates Diablo 630 daisy wheel printers and the LP-300 from Corona Data Systems (Westlake Village, CA) that mimics Epson dot-matrix printers. Application software need not be rewritten to work with these laser printers.

Robert Harp, chairman of the board of Corona Data Systems, points out that graphic-oriented programs like Lotus 1-2-3 and Multiplan make provisions to access the graphics primitives supported on dot matrix printers. Likewise, text processing programs usually support output on daisy wheel printers.

However, there are disadvantages to printer emulation. Strict emulation limits the functionality of the laser printer to only those capabilities supported by the mimicked device. In terms of graphics capabilities, the resolution output of a dot matrix printer is much lower than that of a laser printer, 24 dots/in for a dot matrix printer compared with 300 dots/in for a laser printer. Likewise, emulating only daisy wheel functions for text output prevents laser printers from providing such useful capabilities as proportional spacing, superscripts, subscripts and italics.

Printer emulators can overcome these obstacles if they dump the images generated for video display directly to the marking engine rather than rely on the control codes issued for the emulated printer. Print engines like the Canon LPB-CX make provisions for screen dumping with a video interface. The resolution is much greater than through emulation of dot matrix printers—ranging from 720 x 380 pixels for IBM personal computers to 1024 x 1024 pixels for graphic display terminals.
Text applications also benefit from bit-mapped graphics since characters can be readily placed anywhere on the screen rather than occupy fixed positions typical for character-oriented graphics.

The Corona Data Systems laser printer can enhance the image by duplicating pixels in horizontal and vertical directions so that the output is scaled properly for the printer. According to Harp, a circle drawn on an IBM PC would appear as an ellipse on the laser printer since the horizontal and vertical resolutions differ.

Still, like printer strict emulation, screen dumping also has limitations. Even the resolution of dedicated graphics terminals does not match the 300 dots/in resolution possible with laser printers. And increasing the resolution of bit-mapped images is difficult. As with photos that are blown up in size, complex images that are scaled up look more "grainy" as pixels spread farther apart. Sophisticated image processing algorithms are needed to duplicate pixels so that the enlarged image has the same amount of detail as the original.

Furthermore, screen dumping relies on the host CPU not only to generate the image, but also to scale and position it on the page. This occurs as the bit map that describes whether any given pixel is on or off is generated. Image generation can easily consume the bulk of a processor's resources and effectively shut out any other task processing. For example, the Xerox 6500 color printer uses a three-pass process that can easily consume the processing resources of a mainframe or superminicomputer to transform the displayed image and download it to the printer itself.

Raster Image Processors

Laser printer controllers have increased in complexity to take on the tasks of image processing and page composition. These

RIPs are often as sophisticated as a host computer with 16-bit microprocessors and 1 Mbyte of memory to hold bit maps. RIPs have sufficient intelligence to convert graphic primitives like lines, circles, polygons and alphanumeric characters into pixel representations stored for printing. In fact, many of these processors can execute graphic routines directly since they have embedded graphic languages. These controllers include the UI-100 from Lasergraphics (Irvine, CA), the Lasergraphx 2000 and 3000 from Quality Microsystems (Mobile, AL) and the Laserwriter from Apple Computer (Cupertino, CA).

Dedicated processing power can slow the actual throughput of the Canon LPB-CX printing engine from 8 pages/min to 6 1/2 pages/min. This happens because the controller cannot send the bit map to the print engine until the last description is stored. Therefore, pages cannot be preprocessed since the bit map cannot be updated until that last description is printed by the engine. This kind of preprocessing requires separate bit maps for each page. For 300 dots/in resolution printers, each bit map would occupy 1.1 Mbytes to 1.4 Mbytes.

To keep up with the 1 Mbit/sec writing speed of the marking engine, Imagen (San Jose, CA) employs separate MC68000 processors to handle page compilation and actual rasterization. The page compilation engine sets up a pointer list to store images in memory for a selected portion of the bit map memory (typically one to two rows). Since it stays ahead of the rasterizing engine, the page compilation engine can preprocess the display list while the rasterizing engine is feeding the processed bit map to the marking engine. According to Dave Buchanan, product manager with Imagen, memory requirements are also reduced from the megabyte range to 512 Kbytes in the largest controller configuration.

Text/Graphics Merging

Raster image processors only provide the canvas on which images are created. Software is needed to provide the actual form
Houston Instrument offers you the ultimate match between high performance and low price with our new TRUE GRID Digitizers. These flexible and intelligent digitizers are designed to offer system builders a versatile collection of powerful, productive, graphics input tools.

Whether you need a digitizer for cursor control or to complement a computer-aided design configuration, these new products give you all the graphics features you need to match your particular application.

If you want a compact digitizer for menu picking or cursor control, we offer our TRUE GRID 1000 Series tablets with active areas ranging in size from 5 x 5 inches to 11 x 17 inches. These tablets feature a resolution of .005 inch, a built-in RS-232-C compatible interface, and a choice of a stylus, one-button cursor, or four-button cursor.

For mechanical, electrical, mapping, architectural, and surveying applications, we've designed the TRUE GRID 8000 Series digitizers with active areas ranging in size from 11 x 11 inches to 24 x 36 inches. Featuring a high resolution of .001 inch and built-in RS-232-C compatible interface, these precision digitizers can be used with either of our new three-button or 16-button cursors.

All of our TRUE GRID Digitizers are easy to configure, durable, and so reliable we can offer you a one-year warranty plan. You'll also find that these sleek, wedge-shaped digitizers will fit into any environment...or system configuration.

At Houston Instrument, we're confident our TRUE GRID Digitizers are the natural choice for high-performance graphics communication. For more information, write us at 8500 Cameron Road, Austin, Texas 78753 or call us at 1-800-531-5205. (In Texas, please phone 512-835-0900.) Houston Instrument products are designed, marketed, and manufactured in Austin, Texas.

TRUE GRID is a trademark of Houston Instrument.

Circle 52
and texture. For example, software plays a key role in determining a laser printer’s ability to merge text together on a single page and its ability to reproduce vector-oriented graphics. In both cases, the sophistication of the software determines the degree to which these capabilities are implemented.

Text/graphics merging deals with the ability of the software to mix different types of information in the same bit map. Text is not character-oriented graphics of fixed size and position. In fact, each letter is a graphic primitive with individual pixels that must be described. Finding a page of typesetting, text fonts describing the graphic characteristics of an alphabet (e.g., uppercase, lowercase, bold, italic) are used to compose words, sentences and paragraphs. These characters must be scaled and positioned on the page in much the same manner as other graphic entities such as circles, lines and polygons.

Yet unlike primitives, bit-mapped characters may not have a fixed spatial relationship to each other. Therefore, the software must be intelligent enough to treat blocks of text as a graphic entity composed of graphic primitives or characters and still allow for the individual placement of characters to accomplish proportional spacing, right or left justification and variable spacing between lines for page composition. Software also must be able to differentiate between text and other graphics images that have fixed spatial relationships.

Beyond allowing maximum flexibility in the placement of text, the software must have the ability to scale and to position graphic images in fixed-size gaps. The issues of scaling images is much the same as that for screen dumping. If an image needs to be increased in size, there must be sufficient detail for the software to duplicate pixels in an intelligent manner. The situation is reversed when an image is scaled down since pixels must be eliminated without losing detail.

The intensity of the processing involved with scaling images for merging with text forces vendors to decide whether to scale images “on the fly” or to defer such processing until the text is already rasterized. Concept Technologies (Portland, OR) chooses to have the text and graphics merged at the same time for display on its IBM PC-based implementation. This requires separate raster image processors for the video display and the laser printer. Talaris Systems (San Diego, CA) has its QDRIVE package process the text portion of the document and leave user-defined windows for size and height for each image to be merged. The scaling of each image is then left as a post-processing step before the final output to the print engine. This approach only relies on the raster image processor in the laser printer.

From Primitives To Languages

How such images are represented is also important – particularly with vector-oriented graphics. Since a vector-oriented image is composed of end points connected by lines or arcs, it must be converted to an image composed of individual pixels in a bit map before it can be sent to the print engine.

Many graphic software packages written for pen plotters like PLOT-10 from Tektronix (Beaverton OR) and DISSPLA from ISSCO (San Diego, CA) are supported by filter routines that convert vector-oriented commands to raster-oriented commands to create such primitives as circles, lines and polygons. Like printer emulation, these filters make laser printers easily accessible from existing software. However, filtering limits the ability of the software to access purely raster-oriented graphic primitives as polygon fill, shading, half-tones and clipping. This approach provides only upward compatibility from vector-oriented to raster-oriented printers.

To provide full raster graphics capabilities, existing software packages can be rewritten in dedicated languages that implement such primitives. Languages like QUIC from Quality Microsystems and ImPress from Imagen allow placement of graphic primitives anywhere on a page. Procedural languages like LL from Lasergraphics and Postscript from Adobe Systems (Palo Alto, CA) not only describe the placement of graphic primitives, but also have high-level control structures so that users can include program logic as well.

Unfortunately, high-level graphics languages make it difficult to work with application programs written in other procedural languages like C, Pascal or Fortran without a well-defined interface to pass controls and data. Concept Technologies overcame this limitation by using the Virtual Device Interface (VDI) as the means to generate graphics primitives (see Digital Design, April 1985, p. 66). Application programs written in high-level languages access graphic primitives through a series of library calls. These calls are then interpreted by the raster image processor to generate desired images. This approach provides an effective interface for high-level programs, and isolates the device-independent portions of graphics routines from those sections that deal with the laser printer. This allows programs to be moved easily from one laser printer to another.

Users Beware

Prospective users must carefully weigh the printing needs of their applications against the sophistication of any given laser printer. Basic needs as text output or business graphics can be easily handled by those that emulate dot-matrix or daisy wheel printers. Advanced requirements like text/graphics merging and vector-to-raster conversion will require printers with more advanced controllers and software. Users should be reminded that sophistication is more than skin deep.
INTRODUCING
WORKCELL
SUPER-VISION.

THE S512:
THE NEXT GENERATION
WORKCELL/VISION ARCHITECTURE.

Now you can control multiple high resolution machine vision systems, multiple robots and machines from a common database, or all of the above, simultaneously. The IRI S512 Supervision System makes it all possible.

The S512 is a flexible multi-processor workcell supervisor with architecture that opens up a totally new control performance range. Now multiple high resolution color machine vision systems (512 x 512 pixels) can be configured to our S512. It's our 20 megabyte-per-second multi-processor workcell supervision system that provides concurrent factory control, database management, multi-user access and coordination of robot vision, manipulators, machine tools, and other processes—in real-time.

The S512 is a tightly-coupled multicomputer system, that acquires more than 250 million pixels per second and processes at a maximum rate of 1200 million arithmetic operations per second.

The master-system provides you with a real-time UNIX program development environment, performs data base management, and supervises the subsystems that function under their own specialized operating system. Both the master and subsystems are multiprocessor architectures designed to communicate through shared-memory via an ultra-fast 20 megabyte-per-second arbitrated memory bus.

The result? The S512 Supervision System is the world's fastest, most powerful, expandable, configurable, cost-effective workcell supervision system available today. And, it's ready to plug into your factory control world. For more information, call Richard Carroll, V.P. Sales (619) 438-4424. International Robomation/Intelligence, 2281 Las Palmas Drive, Carlsbad, CA 92008.
Choosing a language for a relatively large software project is not easy. Over 300 languages exist, each with its benefits and pitfalls. C, FORTRAN and Pascal, in particular, have become popular options for such endeavors, perhaps because they have come the closest to providing the language facilities needed for large projects. But many programmers claim those languages are not ideal. Therefore, two new languages which emphasize program segmentation, Ada and Modula-2, may have considerable impact upon the choices in systems programming.

Although the origins of the two languages are vastly different, Ada and Modula-2 do have some characteristics in common. Both are data abstraction languages, with features allowing encapsulation of data and operations on that data. Each enables low-level programming and machine-level access. And Modula-2 and Ada are strongly typed languages, with the type of a data element completely determining its storage requirements and the uses to which the element may be put.

Ada’s beginnings lie in the United States Department of Defense’s (DoD) realization that it was spending more on software maintenance than on the hardware for its embedded computer systems. To solve this problem, a group was formed in 1975 to investigate the feasibility of specifying and adopting a common high-level language for use on all embedded computer systems. To solve this problem, a group was formed in 1975 to investigate the feasibility of specifying and adopting a common high-level language for use on all embedded computer systems.

Since no existing language completely fit the desired requirements of hardware interface and modularity, the DoD sponsored an international language design competition. A Pascal-based proposal from the design team at CII Honeywell Bull in France was declared the winner and was given the name Ada. The official military standardization document defining Ada, MIL-STD-1815, was released in December 1980. In February 1983, the American National Standards Institute Inc. (ANSI) approved the revised specification, MIL-STD-1815A.

The requirements for the Modula-2 language were defined by Niklaus Wirth, author of Pascal. In 1977, a project was begun in Zurich to design a computer system, later called Lilith, in an integrated approach. Only one high-level language was to be used to program the entire system, requiring additional capabilities for low-level programming of parts interacting with the machine hardware.

Like Ada, Modula-2 is Pascal-based. Wirth also drew on other languages; the module concept came from Mesa, the in-house language at Xerox Corp’s Palo Alto Research Center. The syntax of Modula-2 is similar to another experimental Wirth language, Modula, which was strongly oriented toward concurrent processing.

The first definition of Modula-2 was released as a technical report in March 1980. However, while Ada has a declared specification, Modula-2 does not. The Modula-2 Group of the British Standards Institute is examining proposals for both language and I/O library standardization; no similar efforts are ongoing in the United States. In the meantime, Modula-2 programmers must use Wirth’s book, Programming in Modula-2, as the sole guideline for such libraries, resulting in various I/O modules and program incompatibility.

Figure 1: The ALS Integrated Toolset from SofTech illustrates the relationship between the 74 MAPSE and user-defined tools, the kernel and the host operating system.
Features In Ada And Modula-2

Since Pascal was not really considered a true systems-implement language by many—including its author—several features needed to be included in Modula-2 and Ada which were not available in the base language. The most obvious is the ability to compile parts of a single program separately. This modularity is beneficial during the development of large software projects, when a program may have to be divided into several parts among programmers for coding, debugging and maintenance.

The module in Modula-2 is a defined program unit that groups related variables and the procedures to manipulate those variables. Each module is kept in the program library and referenced whenever a program is loaded and executed. Frequently used operations such as I/O do not need to be reprogrammed each time they are used. Unlike programs in Pascal, a Modula-2 program can be compiled in sections. Object modules can be combined into libraries for later reuse.

An information-hiding feature restricts interaction between sections of a program. A referencing module imports variables and procedures to another module which exports those objects in order to access them. Irrelevant details of the program are hidden while important selected variables are useable by other modules.

Separate compilation normally implies a lack of control over which details of a module are visible to other modules. To solve this problem, the Modula-2 module is divided into two parts for compilation: the definition module and the implementation module. Figure 2 is an illustration of the definition module; the portions of the module that are visible from the outside are declared. Definition modules declare exported objects as well as any imported objects necessary to declare the exported objects.

The compilation output of the definition module is contained in a symbol file. If the compiler compiles an importing module, it uses the symbol file of the exporting module. Since the compiler makes consistency checks between modules, Modula-2 requires that full information be declared about module interfaces. Even though the language allows separate compilation of modules, compilation is not necessarily an independent procedure.

The implementation module (Figure 3) contains the complete procedure declarations for the corresponding definition module and declares any other objects not exported. Compiling an implementation module produces an object file.

The Ada package, like the Modula-2 module, is separated into two parts for compilation and stored within library files. The specification part is analogous to the definition module in Modula-2, containing all the information the programmer needs to know, or is permitted to know, about the package. The first list in a specification package is called the visible part, and items declared in it are accessible to all other programs units outside of the package itself. An optional list, the private part, is not visible outside of the package.

The Ada package body is the active portion of the package unit, implementing the declarations in the specification part, like the implementation module in Modula-2. It is inaccessible to the programmer except through the specification.

Another facility Modula-2 and Ada have in common is the capability of low-level programming. The languages do this by including facilities for accessing devices controlled by the computer and breaking the data type compatibility rules otherwise designated by the definition of the language. Specifying an absolute address for a specific data element or routine allows implementation of interrupt handlers and memory-mapped I/O.

Strong typing is also characteristic of Modula-2 and Ada, but both are more lenient than their ancestor Pascal. Modula-2 provides implicit type conversions in some situations, e.g., when a value is assigned to a differently typed data element. The function VAL allows the recovery of enumerated values from unsigned integers. A built-in function does type conversion on certain data types; unfortunately, this feature appears to be system-dependent.

Ada enforces strict typing like Modula-2 and possesses similar built-in functions for type conversion. However, the types available to be shared and converted in Ada are better defined than those in Modula-2; the procedure is independent of any implementation.

All languages allow the explicit transfer of control from one part of a program to another. Ada and Modula-2 provide more structured methods of control transfer through such constructs as procedures, functions, conditionals and loops. In both, the return statement for either a procedure or a function cuts the procedure or function off and transfers control back to where it was called. Because neither Ada nor Modula-2 have a distinct syntactic which represents the result of the function, the programmer must explicitly specify an appropriate return value, as in C. Reaching the end of a function without a return statement generates a run-time error.

Exit statements within a program loop in Modula-2 and Ada allow the programmer to transfer control directly to the first statement after the loop. Ada allows exits from nested loops of any depth. In Modula-2, only the innermost loop can be exited easily; this may lead to unnecessary code in escaping from deeply nested loops.

Statement lists in the two languages, such as those in conditional, loop or case statements, must be terminated in some fashion because of the lack of explicit bracketing for the beginning and end of such constructs. Ada's solution may be more helpful in determining the cause of syntax errors: END IF, END CASE and END LOOP. Modula-2 simply reserves the word END for all three.

Ada is a much larger language than Modula-2 because it has
more facilities. And although robustness of a language is important, Modula-2 programmers claim that the extent to which this occurs in Ada creates problems when writing a good Ada compiler, as well as when learning the language. Mastering Modula-2, especially if a programmer is familiar with Pascal, may take less than a week; proficiency in Ada is not as easy to achieve.

Programmers of Ada have dubbed Modula-2 "the poor man's Ada" because it lacks some of Ada's features. Modula-2 is a barebones language, relying upon the library for facility additions. Although some Ada features such as exception handlers and generics can be duplicated to a certain point in the Modula-2 libraries, the lack of library standardization may mean that several versions of such modules may result. Examples of Ada features unable to be written in Modula-2 are overloading and representation, the ability to specify what a floating point or fixed point number looks like. Both these facilities add size to the Ada language.

Ada gives the programmer strict control over the size and relative location of data elements. In Modula-2, the compiler controls the size and the location only within each memory area. This fact may create problems in the generation or the use of predefined, externally formatted data, when control over an element's size and location is necessary.

Overloading in Ada allows a situation in which the same identifier is used in several different specifications within the same subprogram group. The compiler must then choose the correct identifier meaning, according to its context. Basic operators such as addition, subtraction and multiplication can be redefined in Ada. However, many programmers question the benefits of overloading because it may lead to ambiguities within a program. For example, if 5 is added to a pointer, it may refer either to 5 bytes or 5 structures. Unless an overloaded procedure, function or operator is clearly documented, a maintenance programmer may not be able to understand what the original programmer did.

Error situations which may occur during program execution are called exceptions. Certain ones, for example an arithmetic error such as division by zero, can interrupt execution at almost any point in the program. Testing continually for such errors may not be feasible. Ada provides for these circumstances by allowing exception handlers, which are essentially case statements with one response branch for every possible exception. Every time an exception is raised, the appropriate branch is taken. However, Ada exception handlers cannot return the program to the place where it occurred after the routine has dealt with it. They merely keep the exception from propagating.

Modula-2 does allow exception handlers to be built into libraries.

Modula-2, since it was designed for implementation on a single-processor computer, offers only basic facilities for the specification of quasi-concurrent processes and of genuine concurrency for peripheral devices. These processes are actually coroutines, or processes executed by a single processor one at a time, and are considered to be low-level facilities.

The monitor is a module which guarantees mutual exclusion of processes, in addition to mutual exclusion of data access. Specifying a priority value in a module heading makes it a monitor, to which all process interaction should be confined. However, because the monitor should be implemented on a single-processor computer, concurrent interaction is impossible by definition. A module priority heading is therefore redundant.

In Ada, a task is a nested program entity operating within either procedures or packages which permits real-time concurrent, or parallel, operations between two or more program units. Multiple concurrent tasks may execute on either a multiprocessor system or a single computer. The distance between microprocessors implementing any number of tasks is important, as long as these tasks are under the control of the same procedure. The rendezvous is a control mechanism, which synchronizes two or more tasks for communication, data exchange or both. It occurs after an entry point in the specification of a task is called by the calling task and the called task accepts the call with an accept in its body. Until the accept is reached, the calling task goes into a wait state.

Some programmers claim the rendezvous construct, peculiar to Ada, has no place in a low-level systems-implementation language. Others claim the task approach to real-time parallel operations is a significant step in multiprogramming.

A feature of Ada unable to be completely duplicated in Modula-2 is generic program units or generics. These units are basically program modules that are templates of algorithms, written in general form, that can be customized for any number of applications during compilation. The same generic unit can be used over and over again within one program.

Implementing a generic requires the specification of a collection of parameters along with a routine or package which uses those parameters. Although the algorithm is shared, each instance of a generic produces not only a new version of the underlying routine or package, but also a new piece of Ada code. This means that each copy of a generic requires its own memory.

The use of generics is therefore a sophisticated compile-time process, which can be a large burden on the compiler. One beta test site for DEC's (Maynard, MA) VAX Ada compiler found that the compiler could run up to 2000 lines per minute without generics. With generics, however, the speed of the compiler fell below 1000 lines per CPU minute. The importance Ada programmers attach to generics is illustrated by the fact that many predefined packages in Ada such as TEXT.IO and INPUT_OUTPUT are actually generics filed as library units.

Modula-2 allows procedures and functions to be passed as parameters whereas Ada does not. For example, if a parameter...
President Bruce Ramsay knows his design engineering firm can rely on the HP 7585 drafting plotter.

“When running 3 shifts a day, 6 days a week, we can’t afford to have our drafting plotter fail. That’s why we bought Hewlett-Packard.”

With HP you can count on design time—not down-time.

Meet engineer and designer Bruce Ramsay, Entrepreneur on the fast-track. Very fast. “Sometimes my firm accepts and turns design projects around within 2 days. We need the most reliable products available. For us that means HP.”

Perhaps the most integral part of Bruce's CAD/CAM system is his drafting plotter. His Hewlett-Packard drafting plotter. “I can count on HP. In the last year and a half, we’ve run our HP 7585 up to 18 hours a day, 6 days a week. It has never let us down.”

HP plotters meet—or exceed—rigorous testing standards.

Hewlett-Packard makes one of the world’s most reliable drafting plotter families. And that’s not an idle boast. HP drafting plotters undergo the most rigorous testing and analysis in the industry. First we test cold and heat, operating the plotters in 0°C up to 55°C temperatures. Then we make our plotters sweat: they spend 24 hours in 65°C temperatures with a 90% humidity factor. Finally, before any member of our HP 7580 drafting plotter family is shipped, it runs a minimum of 16 hours. We call this “burn-in.” You’ll call it, quite simply, dependable plotting.

And now HP delivers dependable plotting at a reduced price.

Hewlett-Packard offers you a broad range of drafting plotter sizes and models to choose from. Each gives you superior performance that you can count on...and at a cost much lower than you’d expect.

Prices for the HP 7580 drafting plotter family now start at just $9900.

Discover how HP built-in reliability means trouble-free plotting for you.

Call us now at (619) 487-4100, ext. 4947 and discover an important reason for Bruce Ramsay's success—his reliable HP plotter. We'll send you sample plots, plus detailed information about HP’s entire line of drafting plotters. Call today. Because to make the most of your design time, you need the plotter that won’t let you down. You need Hewlett-Packard.

Call (619) 487-4100, ext. 4947, or write: Hewlett-Packard, Attn: Marketing Communications, 16399 West Bernardo Drive, San Diego, CA 92127-1899.

*U.S. List price

Leadership in Design Graphics.
For Leaders in Design.
of a procedure is given the type WORD, its corresponding actual parameter may be anything, including a function, that returns the type WORD without requiring an explicit type transfer. This solution could be a problem because all type checking by the compiler is bypassed.

Functions and procedures can be dealt with as data values in an arbitrary data structure, not just as parameters to a routine in Modula-2. Specifying the number and the type of parameters allows types whose values are procedures to be declared and indicating the type of the result enables the same for types whose values are functions. Such procedure types can be located anywhere in memory and can be included in high-level structures as well as low-level structures.

**Support Tools For Ada**

The primary reason for the dearth of Ada compilers is the size and complexity of the language. Since the DoD expected only one compiler to be built under military contract for military use, Ada was not designed for ease of compilation. Only two companies have government contracts for compiler development, Intermetrics (Cambridge, MA) and SofTech (Waltham, MA). All the other companies developing Ada compilers, more than the DoD expected, are doing so without major government funding.

One of the primary goals in developing Ada was language standardization. The Ada Joint Program Office (AJPO) created a group called the Ada Validation Facility (AVF) to supervise the administration of a validation test suite which determines how fully an Ada compiler implements the language. The Ada Compiler Validation Capability (ACVC), developed by SofTech, consists of approximately 2000 tests. Most of them are relatively short programs, 15 to 20 lines, intended either to compile correctly and run or to generate specific error messages.

The AJPO keeps a list of all validated Ada compilers, in addition to tracking the status of all other ongoing Ada development projects; this information is available to the public. Most of the validated compilers are currently marketed, as are several compilers which are in the process of being validated or completed for the validation test.

Most companies agree that the test suite is necessary to maintain the standardization of the Ada language as well as the portability of Ada compilers. However, compiler developers and Ada programmers have one major complaint about the validation suite: it does not evaluate code quality, compiler speed or compiler bugs. Nothing internal to the compiler is evaluated. Instead, the suite seems to concentrate on testing the potential misunderstandings of the language definition in the Ada manual.

As a result, most of the Ada compilers which have been validated by the ACVC are slow, awkward and large. Compiled Ada code can be very cumbersome; with all of the exception handling and tasking checks, the code generated is usually an "expansion factor" larger than the source code. Indeed, the only Ada compiler which has been used in an actual in-flight military situation is an unvalidated one from Irvine Computer Science Corp. (Irvine, CA). In response to the complaints, work on a validation test suite to evaluate compiler optimization, called the Ada Compiler Evaluation Capability (ACEC), has begun.

It costs approximately $15,000 (not including travel, per diem fee or the estimated cost of stopping work at the company during formal validation) to validate one host/target compiler combination. In addition, each combination must be revalidated every year to maintain its good standing with the AJPO. The complex procedure ensures that the AVF does not waste its time on compilers which are not ready to be validated and requires that a company set a strict timetable for validation before it even begins the official procedure. It a deadline is missed, the company forfeits its place in line and must reapply for the initial scheduling step.

Program portability is a promise of the Ada language but is not yet a reality. The many existing Ada development systems are, for the most part, hosted on and targeted to the same system. The question then becomes how to make the differences within various host or target operating environments transparent to an Ada compiler or applications program.

These interfacing problems fall into a lowest level of the Ada Programming Support Environment (APSE) called the Kernel Ada Programming Support Environment (KAPSE). The APSE (Figure 1) is the DoD's approach to an integrated programming support environment, calling for a hardware-independent user interface to the host computer operating system and a set of coordinated tools to support the software system throughout its life cycle.

The KAPSE is the APSE link to the host computer operating system; it is unique to each host and is not transportable. The Minimum Ada Programming Support Environment (MAPSE), the middle level, is the programmer interface to the APSE and when complete, contains software tools ranging from language translators to debuggers to project management support facilities. Software on the MAPSE level can be moved from one host to another.

A number of Ada programming environments have been or are being developed along the lines of the APSE. SofTech received the Army contract for the Ada Language System (ALS) and delivered its product earlier this year. The company's version of the ALS for the Navy, the ALS/N, is well underway. Intermetrics has the Air Force contract called the Ada Integrated Environment (AIE). Other companies such as Gould (Ft. Lauderdale, FL) and Vertix (McLean, VA) also have completed environments.

Ada is one of the only languages standardized before its implementation; this fact could result in some problems for applications programming. Computer Corporation of America (Cambridge, MA), which wrote a relational database management tool in Ada was satisfied with the language capabilities but is concerned about the DoD mandate against Ada extensions, which it did have to use. The mandate may hamper application productivity and program portability and may even limit the efficiency of program execution. Because of its strict standardization, many programmers question Ada's ability to break out of the military domain and into commercial programming. And the proliferation of unvalidated Ada compilers defeats the whole idea of an established standard.

**Support Tools For Modula-2**

Modula-2 compilers have also been hard to find, despite the claim that the smaller a language is, the easier it is to build a compiler. The main reason may be that the language is simply not well-known enough and therefore fewer companies are building compilers. Ada has the DoD's support, but Modula-2 is relying on a grassroots movement in order to gain popularity.

Unlike Ada compilers, many Modula-2 compilers are available for microcomputers. The variety of offerings on the larger machines is not as great as that of Ada, though it is growing.
Modula-2 compilers also cost much less than those for Ada. The cost differential is due to the development cost for Ada compilers and the definite military market for them. Despite this relative lack of compilers, Modula-2 is slowly beginning to make strides in the programming world. Several companies, such as DEC (at the Western Research Facility) and McDonnell Douglas, are using the language for experimental systems development. Tartan Laboratories (Pittsburgh, PA) has even written the front end of a validated Ada compiler in Modula-2. Other companies such as Elite Computers (Wichita, KS) are beginning to change over to Modula-2 as the primary programming language for commercial products. Even general purpose applications software written in Modula-2 is currently available.

Programming environments for Modula-2 have also been slow to develop because of the lack of financial support behind the language. Environments are available from Interface Technologies (Houston, TX) and Pinnacle Systems (Houston, TX). But no standard document for a Modula-2 programming support environment exists; again, this could be a problem should the language become widespread.

To most Modula-2 programmers, the main problems facing the language are the lack of language standardization and the lack of a validation suite for Modula-2 compilers. One suite, currently in beta test this summer, is expected to be released soon and will be distributed by the British Standards Institute. In offering such a validation suite earlier in the language life cycle, Modula-2 may avoid the problem of language extensions which has plagued Pascal.

Conversely, some programmers fear doing so will stagnate language development, believing that the versatility of Modula-2 results from its flexibility. They cite the potential problems caused by the DoD Ada directive as something to avoid with Modula-2. It seems that most programmers believe the primary drawback of Ada is its strict standardization while the main complaint about Modula-2 is its lack of such.

Supporters of both Ada and Modula-2 claim that each respective language has the potential to supplant Pascal and even C because of their modularity. In order to do so, factors such as educational support and support tools, which helped popularize C and Pascal, will also play a large part. Ada may do everything—but not well. Modula-2 does things well—but does not do everything. Since both languages are new, perhaps only time will tell whether one or both will become standard systems programming and applications languages.

How useful did you find this article? Please circle the appropriate number on the Reader Inquiry Card.

Very Useful ................................................................. 607
Useful ............................................................... 608
Somewhat Useful .................................................... 609
Put your PC in Pictures

With PC-EYE™ your IBM PC can capture real-life pictures of people, products, drawings, text - anything a video camera can see. Add one or more of CHORUS’ software packages and you can perform sophisticated graphic arts, database management, security and long distance communications tasks.

Start with the PC-EYE™ video capture system. There are three models to choose from with up to 640 x 512 resolution — 16, 64, and 256 gray levels or color combinations. Then add one or more of the following software packages for your application.

PhotoBase™ - Integrates pictures with your data base
Compatible with dBase II, R:Base 4000 and the IBM Filing Assistant and others, PhotoBase lets you use your data base system as you now do. BUT, now you can add a quarter screen picture captured by a video camera or VCR and display data, pictures, and signatures on the screen simultaneously. Applications include real estate, bank security and signature verification, medical record keeping, product cataloging and more.

IMiGIT™ - Graphic Arts Capability
IMiGIT is icon driven and ideal for creating traditional or exotic illustrations using combinations of art, text and photos for slide presentations, video graphics, CAD, medical, advertising and publishing applications. IMiGIT PLUS delivers high quality true color graphics you can manipulate and edit with text, painting, air brushing, curve fitting, filled and unfilled circles, boxes and much more via mouse or digitizer pad.

PhotoMail™ - Two-way Communications using pictures, text and voice.
Transmit pictures over ordinary telephone lines to remote computers. Pictures of people, diagrams, text, houses, construction sites - anything you can capture with standard video equipment you can display and transmit at resolutions up to 640 x 400 x 16 levels of gray or color. You can edit pictures with text and labels. Dual cursors permit simultaneous pointing to common pictures. PhotoMail supports alternate voice and image transmission, disk storage, and hardcopy printout. File conversion is included to support "electronic mail" systems.

Great Value Added Opportunities
OEMs and software developers can incorporate high quality pictures into their products. Systems can be upgraded with PC-EYE digitizing expansion boards using an EIA RS-170 or RS-330 video source and PC-EYE imaging subroutines.

Call us about our other imaging products like Colorverter™, ScreenMaster™ and CompressIT™ to help meet your application needs.
1-800-OCHORUS or 603-424-2900.
Or write for our "Seeing is Believing" comprehensive brochure.

TM: All are trademarks of CHORUS DATA SYSTEMS, INC.
*dBase II is a trademark of Ashton-Tate; R:Base 4000 is a trademark of Microcom, Inc.; IBM Filing Assistant is a trademark of International Business Machines Corporation.
How do you stay abreast of the fastest moving technology around? No problem. Just spend a few enlightening hours at Electronic Imaging 85 — the only annual conference to concentrate on the all-important visual techniques that interface man with machine.

Come see the latest and best in this $27 billion industry, and enhance your image of the dozens of major disciplines involved.

See displays and attend professional papers (sponsored by the Institute for Graphic Communication) on a wide variety of topics, such as: Professional & Engineering Workstations; Electronic Communicating Copiers; Optical & Videodisk; Electronic Printing & Publishing; Intelligent Vision; Computerized Slide Making; Direct Broadcast Satellite; Videotex & Teletext; Photo Sensors—Visible, Infrared, Pyroelectric, X-ray, UV-Sensors; Image Processing; Displays & Hard Copy Output; Digital Facsimile; High Definition Television; Electronic Photography; Scientific Applications; Medical Imaging; Graphic Arts; Video Teleconferencing; Computer Graphics; Fiberoptics; Optical Memories; Laser Printers.

Produced by MG Expositions Group, Conference organized by The Institute for Graphic Communication. Sponsored by digital design magazine and The Society of Photographic Scientists and Engineers.

MG Expositions Group 1050 Commonwealth Ave. Boston, MA 02215 617-232-EXPO or 1-800-223-7126

SHERATON-BOSTON HOTEL • BOSTON, MA • OCTOBER 8-10, 1985
Send today for your Free Pre-Registration Form
2.5 MB/sec. transfer rates make your DEC or Data General soar.

It's all that you could ask for. Greater speed. Higher disk capacity. Total line compatibility. Unprecedented flexibility. And all at lower costs than you would imagine.

Look to Spectra Logic for two families of high-performance controllers to make your Eagle Fly.

One series with O-BUS and UNIBUS SMD disk & formatted ½" tape for DEC LSI-11, PDP-11 and others.

One series with support for BMC/DCH on Data General Nova, Eclipse, MV series and DG Plug compatible systems with extensive mapping for EXACT emulation of DG disk.

Both series feature our exclusive streaming tape back-up utility—Spectra Stream. Plus, enhanced read-ahead buffering, block/mode transfer and a host of other performance-plus features on the DEC series.

But only from Spectra Logic.

Call now and we'll prove to you our high flying controllers outperform the competition.

Call (415) 964-2211.
**NEW PRODUCT FOCUS**

**Five Color Raster Graphics Workstations**

Lundy Electronics and Systems (Glen Head, NY) has added five graphics workstations to its product line; all are color raster models, and most use a dual graphics engine.

The GTC-327 is a replacement for the TEK 4027. With a dual graphics processor, 14" monitor with antiglare filter and detachable keyboard, the GTC-327 gives users the capabilities of the 4027 while supporting their software. Resolution is 640 x 480 and eight colors can be displayed simultaneously from a palette of 4096. Priced at $4,100, the GTC-327 is more compact than the 4027 and offers two RS-232 ports at speeds up to 19.2 K baud. An auxiliary port supports graphic I/O devices.

Designed to compete against PC-based systems, the Lundy 2000 standalone workstation supports CP/M-86 and MS-DOS operating systems, as well as Fortran, Cobol and Pascal. The 80186-based system simultaneously displays 256 colors from a palette of 16.7M with a resolution of 768 x 512 pixels. With a 15" tilt/swivel monitor, the 2000 is priced at $21,900 with substantial quantity discounts. The Lundy 2000 also offers two DMA channels, three event counter/timers, a 256K RAM and a single side, double density, 48 tpi floppy drive.

Similar to the 2000, except for lower resolution and greater storage capacity, the Lundy 3000 is designed for printed circuit board design, chemical and molecular modeling and architectural floor plans. With a 19" diagonal monitor, the 3000 also displays 256 colors simultaneously from a 16.7M palette at a resolution of 1536 x 1024 pixels. Its price is $26,800, with quantity discounts also available.

A 3D color raster workstation, the UltraGraf III is software compatible with its predecessors, the UltraGraf and UltraGraf II. With up to 16 bit planes, the UltraGraf III sports a 19" monitor and displays 256 colors simultaneously from a 16.7M palette and has a resolution of 1024 x 1024. Priced at $45,995, it can run the PDGS (Product Design Graphics System) software, suited for automotive manufacturing, allowing automobile suppliers to use color.

Finally, aimed at the process control industry, the LT5684 is a second generation product of the Lundy 5000 series. Using a nonmembrane touch screen, giving a fairly bright display, therefore reducing eye strain, the LT 5684 displays 16 colors from a palette of 4096 with a resolution of 768 x 512 pixels. All of Lundy's graphics workstations are available immediately.

—Lamneck

**COMPONENTS**

**Chip Supports Multiple Interfaces**

The OMTI 5080 SCSI multifunction chip from Scientific Microsystems (Mountain View, CA) supports multiple device- and system-level interfaces. The chip replaces most of the discrete logic needed to implement the Small Computer System Interface (SCSI). The chip provides similar support for the QIC-02 and ANSI X3T9.6 streaming tape interfaces as well as fixed disk interfaces such as ST506/412, ST412HP and Enhanced Small Disk Interface (ESDI).

In its primary role to support SCSI applications, the chip provides the necessary control signals and handshaking logic for host and target roles — including arbitration and selection/deselection. Furthermore, users can implement any version of the ANSI X3T9.2 specifications for either single- or multiple-host configurations since the timing involved during the arbitration and selection phases are programmable from the clock input. The chip can be used in either the host adapter or peripheral controller, or embedded on the tape and disk drives that have SCSI ports.

When used to support disk interfaces, the 5080 chip handles as many as four drives at asynchronous data transfer rates as high as 1.5 Mbytes/sec. It has single-ended drivers and receivers suitable for connecting disk or tape drives and provides six bus driver ground pins.

The 5080's separate DMA and I/O paths allows overlapped DMA transfers. Its internal registers can be programmed by any eight-bit microprocessor to control the type of interface support, I/O or DMA transfer mode, interrupt mode, bus parity checking, and hard and soft reset modes.

The 5080 chip complements other members of the company's chip family, such as the 5050 data sequencer and 5060 DMA controller. The 5080 interface chip is fabricated in CMOS to provide low power consumption (50 mA). Price is $15 in quantities of 10,000.

—Aseo

**EDITORIAL OBSERVATION:**

The GTC-327 and GTC-300 are two high-end graphics workstations offered by Lundy Electronics. The GTC-327 is a 640 x 480 resolution, 256-color workstation priced at $4,100, while the GTC-300 offers a higher resolution of 1536 x 1024 and 256-color capability for $26,800. Both are designed for CAD/CAM applications and feature powerful processing capabilities.

The Lundy 2000 is a standalone workstation priced at $21,900. It supports CP/M-86 and MS-DOS operating systems and offers a 15" diagonal monitor. The Lundy 3000, priced at $26,800, offers higher resolution and greater storage capacity, making it suitable for printed circuit board design and architectural floor plans.

The UltraGraf III is a high-resolution graphics workstation priced at $45,995. It supports 16-bit planes and offers a 19" diagonal monitor. The LT5684 is a touch-screen based process control workstation priced at $76,800. It is designed for automotive manufacturing and includes a nonmembrane touch screen for easy operation.

—Digital Design
Floating Point Processor Enhances Array Processors' Performance

The ZIP 3232 8- and 16-MFLOP array processors from Mercury Computer Systems (Lowell, MA) use the AMD 29325 chip. A three-board set for the Q-Bus and Multibus, the ZIP is supported on Sun, Intel and Motorola systems, as well as the MicroVAX II.

Geared for signal, image and scientific processing, the ZIP 3232 has a typical performance of 2.8 msec for a 1024 point complex FFT, 179 msec for a 3 x 3 convolution on a 512 x 512 image, 1.9 $\mu$ssec/output for a 16 tap FIR filter and less than 0.75 see for a two-dimensional FFT on a 512 x 512 image. The ZIP 3232 is built using the same architecture as the ZIP 3216 16- and 32-bit block floating point coprocessors. The control processor, based on the AM 29116, is on one board; memory (128 Kbytes expandable to 16 Mbytes) is on another; and the arithmetic processor is on the third. Only one board needs to be designed to upgrade the ZIP 3216 for 16- and 32-bit block floating point computations. The programming environment features the ZIP/C compiler and off-line development tools for program writing, debugging and benchmarking on computers including the VAX, 68000-based systems and IBM PC, without the hardware present.

The ZIP can interface directly to external devices through its 32 Mbyte/sec internal bus, through discrete I/O channels or through the host interface.

Currently available on Multibus and Q-Bus, the ZIP 3232 is expected to arrive on the VMEbus later this year. It is supported under UNIX System III and V, Masscomp RTU UNIX, Sun-Berkeley UNIX, Idris, Regulus, RSX-11M, RT-II, MicroVMS, iRMX and VersaDOS.

The 16 MFLOP version is priced at $15,000 and the 8 MFLOP is $11,500, with discounts up to 35%.

TargetSCOPE 186 from Intel Development Systems Operation (Hillsboro, OR) moves symbolic debugging from the host CPU to the system. With TargetSCOPE users can download, execute and modify high-level language programs (C, FORTRAN, Pascal and PL/M) running on 80186- and 80188-based systems. The debugger executes on the Intel's Intelec Series III or Series IV development systems, as well as the IBM PC-XT or PC-AT.

TargetSCOPE serves as an intermediate step between the PSCOPE software debugger and the in-circuit debugger found in the company's P1ICE emulator. All provide source-code symbolic debugging with the ability to single-step through source code statements as well as entire routines. To effectively perform this task, the symbol tables generated by the high-level language compiler must be accessible by the linker, loader and symbolic debugger. In addition, these debuggers must have the ability to insert breakpoints (at either the source code or assembly language level). This allows program execution to be halted when necessary, as well as trigger a trace history of bus transactions.

TargetSCOPE can run without imposing processor wait states since it utilizes a special bondout version of the 80186 chip on its hardware probe (see Digital Design, June 1985, p. 75). User programs execute out of its 96 Kbyte memory space, while programs of up to 1 Mbyte can be mapped into the prototype hardware in 1 Kbyte increments. This allows entire programs to be executed at full-speed until the flagged instruction is reached.

TargetSCOPE shares the same command interface as Intel's other debuggers and it is priced at $5,495.

High-Level Debugging Moves To Target

TargetSCOPE 186 from Intel Development Systems Operation (Hillsboro, OR) moves symbolic debugging from the host CPU to the system. With TargetSCOPE users can download, execute and modify high-level language programs (C, FORTRAN, Pascal and PL/M) running on 80186- and 80188-based systems. The debugger executes on the Intel's Intelec Series III or Series IV development systems, as well as the IBM PC-XT or PC-AT.

TargetSCOPE serves as an intermediate step between the PSCOPE software debugger and the in-circuit debugger found in the company's P1ICE emulator. All provide source-code symbolic debugging with the ability to single-step through source code statements as well as entire routines. To effectively perform this task, the symbol tables generated by the high-level language compiler must be accessible by the linker, loader and symbolic debugger. In addition, these debuggers must have the ability to insert breakpoints (at either the source code or assembly language level). This allows program execution to be halted when necessary, as well as trigger a trace history of bus transactions.

TargetSCOPE can run without imposing processor wait states since it utilizes a special bondout version of the 80186 chip on its hardware probe (see Digital Design, June 1985, p. 75). User programs execute out of its 96 Kbyte memory space, while programs of up to 1 Mbyte can be mapped into the prototype hardware in 1 Kbyte increments. This allows entire programs to be executed at full-speed until the flagged instruction is reached.

TargetSCOPE shares the same command interface as Intel's other debuggers and it is priced at $5,495.
NEW PRODUCTS

COMPUTERS/SYSTEMS

Color Graphics Computer

Designed for mapping, CAD/CAM/CAB, command and control, the CM 1024 colorgraphic computer combines a 19" 1024 x 768 60 Hz noninterlaced monitor with a display engine digital drawer for both host-driven and workstation applications. The digital drawer, processing 64,000 vectors/sec, features a 16-bit MC68000 processor, 4K CMOS RAM, hardware vector generator, 24-slot card cage, plotting, complex fill and raster processor graphics. Available software includes the IDRIS operating system, Fortran 77, C, Pascal and DI 3000 Extended. Storage is up to 80 Mbytes fixed. Price is $23,995. Chromatics, Tucker, GA Circle 127

32-Bit Target/Development System

Based on the Series 32000 µP family, which supports demand-page virtual memory, the VR32 Target/Development system can be used for Series 32000 software development or can be implemented directly as the application target system. A Multibus system bus with four empty slots provides the hardware development for Multibus-based applications. Development tools for the VR32 include an editor, C compiler, Series 32000 assembler, linker, symbolic debugger and all Genix operating system utilities. Price is $14,450. National Semiconductor, Santa Clara, CA Circle 137

Performance Enhancement Packages

Similar to a 16 MHz 68020-based CPU, these Performance Enhancement Packages are intended to increase base-level performance of the firm's 500 Series systems. The PEP-501 package consists of a 16 MHz 68020-based CPU and 2 Mbytes of memory incorporating 256K memory chips. The CPU contains instruction and data cache with a MMU. Also included are a 32-bit memory interconnect bus for the 68020 and a floating point processor chip. The PEP-502 package incorporates a board-level floating point processor designed to increase system performance and a 16 MHz CPU, memory and interconnect bus, identical to the first package. Prices are $7,900 (501) and $12,900 (502). Masscomp, Westford, MA Circle 133

µP Development System

Providing real-time hardware/software emulation support for the MC68HC11 microcomputer and the MC6809/MC6809E and M6801/03 µP families, the HDS-300 µP/microcontroller Hardware Development Station is a standalone system, requiring only the target object file from the host system. Almost any terminal with a standard RS-232-C port can be used with the HDS-300. It consists of a control station with a built-in 5 1/4" disk drive for program execution to the target processor, user target code, user macros and terminal configuration data. Motorola, Phoenix, AZ Circle 136

System Development Engine

Capable of simulating 1.5M gates at 1 billion events/sec, the System Development Engine incorporates a distributed modeling technique with supercomputer architecture. The system can be integrated into an existing CAD system using Zilos software interface or other translators from the company. Other features include event-driven, hardware-based algorithms, 12-state simulation, interactive speeds, selectable reporting and self testing. Zycad, St. Paul, MN Circle 140

Multibus Multiuser Microcomputer Systems

The SMS 8000 Model 50 microcomputer system is available in many custom versions. All are based on an SMS Foundation Architecture and include system enclosure, a choice of fixed/removable peripherals, 8086/80286 processors and up to 16 Mbytes of main memory. Multibus compatible, the system can run all software developed for Intel's RMX 86/286 or Xenix operating systems, and CP/M-86, and UNIX system V and concurrent CP/M-86/286 which will be available soon. Price starts at $6,800 with the foundation module, one serial port, 12 Mbyte Winchester, 5 1/4" 700-Kbyte floppy, 8086 CPU and 512 Kbytes of main memory. Scientific Micro Systems, Mountain View, CA Circle 131

Full-Color DASH Schematic Designer System

A full-color version of the DASH PC-based CAE workstation, DASH-3C, allows a designer to assign a preferred color or use of the system's predefined default colors to identify four separate groups of graphic display elements. The complete system includes an IBM PC, XT or AT with minimum of 256K RAM; an IBM enhanced color display and enhanced graphics adapter board with graphics memory expansion card; an IBM keyboard, MS/DOS software, mouse and parallel port board with cable and modular plug and a Dual 15" 50-128 Proprinter II printer with cable and DASH-3C software. Prices are $5,980 (add-on package) and $10,880 to $14,380 depending on the IBM included. Futurenet, Canoga Park, CA Circle 132

Touchscreen Technical Personal Computers

These two touchscreen PCs integrate business and technical applications. The Touchscreen HP-IB controller and the Touchscreen PC-IB controller enable users to perform test/measurement procedures and run many MS-DOS software packages currently available for HP Touchscreen PCs: 1-2-3 Lotus, Wordstar and PFS. The HP-IB controller consists of a Touchscreen II base system, the HP-IB command library and the Touch accessory. The PC-IB controller consists of a Touchscreen II base system, the HP Touch accessory, a 384K RAM memory board, a PC instruments interface and GW Basic. Storage for both can be a 3/4", double-sided microfloppy with 710 Kbytes capacity each or a 3/4" Winchester disk drive with 10 or 20 Mbytes capacity. Prices are $4,395 (PC-IB) and $4,495 (HP-IB). Hewlett-Packard, Palo Alto, CA Circle 139
OEM Computer Product Buyers

"The Invitational Computer Conferences bring to you the latest high-tech information you need to hear, and the major OEM products you need to see. We'll be there!"

And you'll find other top OEM manufacturers, such as NCR, Fujitsu, Xebec, Lear Siegler, Siemens and IBM, to name but a few.

Celebrating its 15th year, the "OEM Only" ICCs bring you, the volume buying decision makers, together with the key suppliers of computer and peripheral products. The ICCs also bring you a full day of high-tech seminars, explaining the latest in computer product technologies and what they mean to you, the systems design engineer. As an invited guest, there is no charge to attend the seminars or product displays.

The ICCs, a series of eleven, one-day regional conferences are convenient to where you work. The small, exclusive setting makes it easy for you to meet potential suppliers one-on-one.

Hear what the OEM manufacturers have to say, learn about new technologies, and remember, you may attend "by invitation only."

Yes, I need an invitation to your "OEM Only" ICC. The nearest ICC to me is:

I buy in volume:

☐ Computers
☐ Disk/Tape Drives
☐ Controllers/Interfaces
☐ Terminals/Graphic Displays
☐ Software
☐ Printers
☐ Memory Boards
☐ Modems/Multiplexers
☐ Power Supplies

Name
Title
Company/Division
Address
City State Zip

Call your local OEM supplier for your invitation or fill out the coupon and mail to: B.J. Johnson & Associates, Inc., 3151 Airway Avenue, #C-2 Costa Mesa, CA 92626 Phone: (714) 957-0171 Telex: 5101002189 BJ JOHN
NEW PRODUCTS

Programmer For EPROM-Based Single-Chip CPUs, ROM

Allowing programming in the conventional mode or in an intelligent mode (offered by Fujitsu and Intel), the AVAL PKW-100 programmer programs a variety of MOS, CMOS EPROMs and EPROM-based single chip microcomputers and operates as a gang programmer. A 64K buffer RAM allows data edit and storage, and a 2K CMOS system RAM stores system parameters up to two months after the unit has been turned off. A hexadecimal keypad, a contrast-adjustable 2 lines × 16 characters LCD display and built in interfaces for RS-232-C and Centronix-compatible equipment are among standard features. Price is $1,600. ECD Industries, Los Angeles, CA Circle 129

7-Slot Multibus Enclosure

With power and mounting provisions for two 5 1/4" half-height peripherals and room for a full-height 5 1/4" Winchester drive, this 7-slot Multibus chassis (SE-607) includes a 225W switcher. Available in tabletop or rackmount, the enclosure is designed to meet FCC part 15 class A EMI/RFI specs. Vertical rack height is 7". The two half-height peripherals are accessible through standard bezel openings. A variety of P2 backplanes are available, including an ILB bus. Prices are $1,695 (tabletop) and $1,795 (rackmount). Electronic Solutions, San Diego, CA Circle 130

PCB Layout/Design Workstation

A workstation for the design and layout of PC boards, the Boardmaster system integrates CAE and CAD functions. It performs engineering and layout functions including schematic entry, logic simulation, timing verification, automatic placement and routing and CAM outputs. The Boardmaster uses a gridless router with an approach based on the actual geometry of the board and its design rules rather than on artificial grid or channel routing. The system also performs component packaging. Available in September, Boardmaster's price is $110,000. Daisy Systems, Mountain View, CA Circle 138

Digital Design • August 1985

Circle 62
Automated VLSI Design Systems

An addition to the firm's Genesil family of automated VLSI design products, the Genesil 100 and Genesil 500 Silicon Development Systems design application-specific ICs, working from high-level functional descriptions from the user. The Genesil 100 is a single-user, MicroVAX II-based system with 2 Mbytes of RAM, 184 Mbytes of hard-disk storage, a 95 Mbyte magnetic tape drive, an 8-port RS-232 I/O interface, a color graphics terminal, a 1200-baud modem and the Ultrix operating system. The five-user Genesil 500 system is based on the 11/785 VAX and provides 8 Mbytes of RAM, 450 Mbytes of hard-disk storage, a 1600 bpi 9-track magnetic tape drive, two 8-port RS-232 I/O interfaces, two 1200-baud modems and UNIX Berkeley 4.2 BSD operating system. Prices are $165,000 (Genesil 100) and $640,000 (500). Silicon Compilers, San Jose, CA

Circle 126

Functional Equivalent Of IBM 3270/PC With Graphics

IRMAX Graphics, a hardware and software package enables an IRMA-equipped IBM PC, IBM PC/XT/AT or compatible to function as an IBM 3270/PC with graphics. It is compatible with IBM's host-based Graphical Data Display Management Systems (GDDM) and operates in a SNA teleprocessing environment. The product also allows a PC to function as an IBM 3278 S3G or IBM 3278 S2G monochrome terminal or an IBM 3279 S3G or IBM 3279 S2G color terminal. Display hardware supported with the color displays include IBM's enhanced color graphics adapter and Tecmar's Graphics Master card. Digital Communications Associates, Norcross, GA

Circle 135

Color Logic Analyzer

An enhanced version of the 1240 Logic Analyzer, the new 1241 model adds a liquid crystal color shutter and the vertical expansion of timing diagrams on the display. The colors, yellow, green and red, are used for grouping common elements and highlighting important features. Yellow can be used for highlighting important settings, green for background and standard menu parameters and red for error messages and glitches.

The company quotes a 40% time reduction for an experienced user performing a task and a 30% reduction for a user knowledgeable but rusty with the instrument.

Circle 128

PERIPHERALS

Per-Powered Bell Type Modems

Five new modems have been announced by Universal Data Systems. The 202S/D is a 0-1200 bps half duplex modem for async data transmission or 1200 bps sync data transmission over the PSTN. The 201B is a 2400 bps async/sync modem designed for use over 4-wire private lines and the 201C is a 2400 bps sync modem for use over the PSTN. The 212A is a 300/1200 bps modem with automatic answer and the 212A/D is a 300/1200 bps modem with auto-dial and auto log-on.

Prices are $495, $685, $685, $495 and $545, respectively. Universal Data Systems, Huntsville, AL

Circle 153

20-Mbyte 3½” Winchester Drive

The Model TM362 3½” Winchester disk drive employs a unique closed-loop positioning system and plated media to achieve a formatted capacity of 20 Mbytes and an average access time of 80 msec. The half-height TM362 measures 1¾” high, 4” wide, 5⅜” long. The firm is also introducing the Model TM262 3½” drive in a 5⅛” half-height form factor. The same height as the TM362, the TM262 is 5⅛” wide and 8” deep. The drives use a pseudo-closed-loop-positioning system; servo positioning data is embedded in the microscopic index wedge located on each data track. The drive checks its location during each revolution and corrects its position if needed. Price for the TM362 is $300. Tandon, Chatsworth, CA

Circle 150

IBM 3274 Fiber Optic Coax Multiplexer

Supporting multidrop configurations, the FMX-32 fiber optic multiplexer can be set up in a point-to-point configuration or in a hybrid filter and coaxial configuration. The FMX-32 completely eliminates as many as 32 coaxial cables and can include from one to four 8-channel cards for 8-, 16-, 24- or 32-channel capacity. It can send signals as far as 15,000', compared to the 5,000' maximum of coaxial cables. Prices are $1,930 (8-channel) and $3,860 (32-channel). FiberCom, Roanoke, VA

Circle 142

Video Camera For Machine Vision

Designed to work with machine vision systems, this video camera allows 360° image rotation, 6× electronic zoom, aspect-ratio changes, translation and software control of camera settings. The Rotazoom camera has a square aspect ratio to prevent images from geometrically distorting during rotation. All commands are entered during a normal 16 msec frame. While the camera is capable of being set to 8× zoom, the noise tends to degrade magnifications greater than 6×. The rotational resolution is 256 steps per quadrant (about .35°). Key Image Systems, Chatsworth, CA

Circle 146
NEW PRODUCTS

PERIPHERALS

Video Copier

The Superplot 80T video copier prints an average CRT screen image in less than 15 secs. It is a monochromatic fixed-head thermal printer/plotter teamed with a page level video interface. Sync data sampling of standard RS-170 composite video data provides alphanumeric and graphic screen reproductions from most video monitors and terminals. With a screen freeze time of 2 secs, the 80T can operate as a 75 lps or 500 cps near-letter quality printer/plotter interfaced to a CPU through available parallel or serial interfaces. Price is $3,450. Graphic Instruments, East Greenwich, RI

Circle 154

Ion Print Engine

An extension of the firm's proprietary ion printing technique, first demonstrated in the earlier 2460 print engine, this 90 page/minute continuous feed print engine (2490) is designed for electronic print environments requiring up to 2M pages/month. The 2490 prints at rates of 88 feet/minute with a resolution of 240 dpi. Power consumption of the engine is 230W, and it does not require a specially conditioned environment. Contained in a 20" cubic system, the 2490 accepts raster video input on a byte-wide interface at an average rate of 1.125 Mbytes/sec. It uses TTL logic signals with a basic handshaking protocol. Delphax, Westwood, MA

Circle 177

130-Mbyte Disk Subsystem

The Super Quicstor-Plus subsystem functions in multiuser environments, addressing mass storage, reliable backup and fast operating speeds. It includes a 130-Mbyte hard disk drive and has a data access time of 18 msec and a data transfer rate of 10 Mbits/sec. Super Quicstor-Plus integrates five IBM PC-compatible expansion slots, a hard disk and a ¼" car-tridge tape backup unit with a formatted capacity of 69 Mbytes. It may also function as a file-server on a variety of LANs including the IBM PC Network, 3COM EtherSeries, Corvus systems' Omnist and Proteon's ProNET. Price is $10,595. Alloy Computer Products, Framingham, MA

Circle 149

Letter Quality Printers

Four new letter quality data processing printers have been introduced by Genicom. They feature Diablo 630 emulation, IBM PC graphics and ANSI X3.64 protocol support, both serial and parallel interfaces and more. The 3320/ Quiet provides letter quality at 180 cps with graphics resolution of 72 or 144 dpi, 288 dpi optional. The 3310 features a 9-wire print head capable of 300 cps in data processing mode, 90 cps in lq mode and graphics resolution of 72, 144 or 288 dpi. The 3310/Color adds printing in up to seven colors to the 3310's features. The fourth new printer, the 3410, has a parallel 18-wire print head for print speeds of up to 40 cps in data processing mode and 100 cps in lq mode. Genicom, Waynesboro, VA

Circle 156

Graphics Terminal For HP 3000/1000/9000

Compatible with the HP 2623A graphics terminal, the HP 2923A graphics terminal works with the HP 3000 business computer and the HP 1000 and HP 9000 scientific/engineering minicomputers. It also works with the VAX and can emulate a Tektronix graphics terminal. The HP 2393A's interface options include RS-232-C/HP 422 system port, video interface, HP-HIL and optional peripherals port; up to four different input devices can be daisy-chained directly to the keyboard. The 2393A provides bit-mapped vector graphics in a dual-mode resolution of 512 x 390 pixels or 640 x 400 pixels. It also provides full alphanumeric capabilities and up to 12 pages of text can be stored in display memory. Price is $1,995. Hewlett-Packard, Palo Alto, CA

Circle 145

DIGITAL DESIGN II AUGUST 1985

MULTIBUS* DISK and TAPE CONTROLLER for

- ST506/412 HARD DISK
- 5½" or 8" FLOPPY
- FLOPPYTPE

CALL THE TECHNOLOGY LEADER

KONAN

The Responsive One

Tel. 602-269-2649
Telex 9109511552

*Tradename of Intel Corp.
VIDEO ANNOTATOR
Inserts Timing and Text into a Standard TV Picture.

- Timing resolution to 1/10,000 second
- IRIG time code compatible
- Day-Month-Year or Julian format
- Fully edge enhanced video characters
- Bore sight (cross hair)
- Edge encoding
- RS-232C or IEEE-488 (GPIB) I/O

H. E. Incorporated 2601 McLeod Drive Las Vegas, NV 89121 (702) 457-6118

1600 LINE CAMERA
2000 LINE MONITOR

NEW SUPER-RESOLUTION VIDEO

For critical imaging requirements in medicine, industry, and military.
New MTI "Precision 81" Video Camera with its 1600 line resolution, multi-rate scanning of up to 2048 lines, 40 MHz bandwidth, high detail contrast and long term stability makes it ideal for instrumentation applications in image analysis, particle analysis, pattern recognition, inspection, dimensional measurements, and data acquisition.
New MTI HR-2000 14" Video Monitor with its 2000 line resolution, auto-locking to multiple scan rates, 50 MHz bandwidth, variable enhancement, selectable inputs, and data input targets it for use in medical x-ray, video microscopy, military tracking systems, digital imaging and other instrumentation displays.
Get full details in free catalog sheets.

DAGE/MTI, Inc.
208 Wabash, Michigan City, IN 46360 Ph:219/872-5514

NEW PRODUCTS
COMPONENTS

1K × 4-Bit SRAM

With pipelining, initialization and diagnostic capabilities, this SRAM with on-chip registers uses N-channel MOS processing techniques to achieve a 40 nsec cycle time. The Am9151's diagnostic capability is provided by the Serial Shadow Register (SSR) that can detect system- or board-level malfunctions, as well as load microcode serially into the Am9151's memory array. Available in a 24-pin ceramic DIP, the Am9151 is priced at $25 (40 nsec, commercial) and $45 (50 nsec, military) both in 100s.

8-Bit Bit-Slice Processor
Using the Impact technology, these 8-bit bipolar bit-slice devices, the SN74AS888-l and SN74AS888, offer a 1200 mW typical power dissipation. They perform 14 arithmetic and logic functions and feature add and subtract immediate instructions, signed magnitude to/from two's complement conversion, CRC polynomial code accumulation, signed and unsigned divides with overflow detection, signed, mixed and unsigned multiplies, BCD conversion in a single clock cycle and bit, byte and word instructions. Both devices operate in -55°C to 125°C ranges. Pricing in 100s is $155: SN74AS888-IGB and $55: SN74AS888GB.

40 nsec 64K × 1 SRAM
This 64K × 1 SRAM achieves a 40 nsec access time. The µPD4361 is implemented in mixed MOS technology; the memory cells are designed in MOS and the output drivers are CMOS for lower power and TTL compatibility. Speeds available are 40, 45 and 55 nsec in a LCC and 45, 55 and 70 nsec in a DIP. Price in 100s ranges from $46 to $93.

Circle 48

Circle 178

Circle 181

Circle 187
NEW PRODUCTS

512 × 403 CCD

Intended for producing standard interlaced 525-line video with precision image geometry, the SID504 CCD contains 512 vertical × 403 horizontal pixels (206,336 picture elements). It has a spectral response that includes both visible wavelengths between 400 and 700 nm, and wavelengths extending into the near-infrared spectrum to about 1100 nm.

RCA, Lancaster, PA  Circle 191

CMOS Z80 Family

Zilog's Z80 family is now available in CMOS. The CMOS version of the Z80 µP, the Z84C00, will be used in instrumentation and medical production where low power consumption and noise immunity is required. The Z84C30 clock timer controller will be targeted for handheld industrial instrument applications with the same environmental requirements. The Z84C20 PIO is also geared for designs where noise interference could hamper the effectiveness of products. Prices are $4.55 (Z84C00) and $4.00 (Z84C20 and Z84C30). Zilog, Campbell, CA  Circle 183

15 nsec 256K PROM

Complementing the firm's 20B family of 15 nsec programmable array logic devices, the PL87X288 PROM has five inputs, eight outputs, a fixed AND array generating all 32 product terms and a programmable OR array. Typical power dissipation is 550 mW. Operating over the 0°C to 70°C range, the PROM is also available in a 20 nsec military version. Housed in plastic DIPs, the device costs around $3 in 100-up quantities. National Semiconductor, Santa Clara, CA

Circle 185

HECON

HIGH VOLTAGE POWER SUPPLIES

When high stability of output is critical, and accurate controls are a must, look to Kevex for your power supply solution.

The new Kevex series of power supplies offer:
- Independent adjustable target current and voltage.
- Pre-set current and voltage capabilities.
- Output voltage from 30kV to 80kV.
- Maximum output power to 300 watts.
- Front panel control or digital remote programming.
- Standard and custom designs.

Our expertise includes x-ray source and laboratory power supplies.

For complete information write to:
Kevex Corporation X-Ray Tube Division
Box 66860 Scotts Valley, CA 95066
(408) 438-5940

Circle 34
Experimental Physicists
Electronics & Electro-Optical Engineers

Du Pont's R&D Programs In Electronics and Electro-Optics Are Growing Rapidly.

The groups you will be joining develop sophisticated instrumentation and measurement techniques to support new product development and existing businesses; optical disk R&D and electronic imaging are examples.

You must have a Ph.D. in physics or an M.S. or Ph.D. in electrical engineering. A strong experimental background is required, including applying lasers, video techniques or microcomputers for the development of electronic and imaging systems. Other opportunities exist for backgrounds in state-of-the-art signal processing and computer generation of algorithms for systems development. Extensive liaison required with other groups places a premium on your communications skills, both oral and written.

You will be headquartered in one of our electronics research laboratories in the Wilmington, Delaware area, with easy access to the cultural and rural lifestyle of Delaware, Pennsylvania, and eastern Maryland.

Salary is commensurate with your training and experience. You will participate in the highly regarded Du Pont benefits program, including relocation assistance. There are significant opportunities for personal/professional advancement.

For immediate consideration, please mail your resume, in complete confidence to:
Mr. E.W. Johnson,
Employee Relations Dept.,
Room X50085EI,
E.I. du Pont de Nemours & Co.,
Wilmington, DE 19898

An Equal Opportunity Employer M/F
U.S. Citizenship or Permanent Visa is required.
NEW PRODUCTS

256K Static-Column CMOS DRAM
Using advanced 2-micron CMOS processing, this static-column DRAM is available in row access times of 100 nsec, 120 nsec and 150 nsec, static column access times of 45 and 55 nsec and cycle times of 180 nsec and 210 nsec. The HMS1258P typically consumes 250 mW in active mode; in standby mode, power consumption is reduced to 10 mW. Refresh of 256 cycles takes 4 msec. Packaged in a 16-pin, JEDEC-standard DIP, the device is priced at $35. Hitachi, San Jose, CA

CMOS Color Graphic CRT Controller
This graphic CRT controller allows a complete display system to be built with five to nine additional circuits: one decoder and four to eight 64K DRAMs. The RF5Cl6 model is designed for use in NTSC video systems, and the RF5Cl7 is for use with PAL-SECAM video. Each chip consumes 300 mW and includes refresh circuitry to support DRAM storage. Prices begin at $28.50 in 100s. Panatech Semiconductor, Santa Clara, CA

Error Detection/Correction Chip
Pin and function compatible with the industry standard AM2960C, this Error Detection and Correction (EDC) unit (N2960) corrects all single-bit errors in high-speed µP-based systems. In operation, the N2960 generates check bits on an 8- or 16-bit field. Worst case for data into error detect is 32 nsec and 65 nsec worst case for data into corrected data out. Signetics, Sunnyvale, CA

CMOS µP Family
This family of CMOS µPs and peripheral devices operate at 0°C to +70°C. It consists of 18 CMOS µPs with operating frequencies to 3 MHz and supporting devices, including peripheral interface adapters, RAM-I/O timers, and async communications ICs. Prices are $4: G65SC02P-I µP, $3.05: G65SC21P-I peripheral interface adapter, $4.10: G65SC22P-I versatile interface adapter, $4.75: G65SC32P-I RAM-I/O timer and $4.30: G65SC51P-I async communications interface adapter. GTE Microcircuits, Tempe, AZ

Video D/A Converters
Available with or without on-board look-up table memory, the AH8404 triple (RGB) video D/A converters provide color display systems with a TTL-compatible, composite video subsystem in a 24-pin DIP. A color-mapped video version is designed for color graphic systems where space is plentiful. Dissipating 800 mW max, it features a triple video D/A converter and 32-word color look-up table memory supporting a pixel rate of 20 MHz. The D/A converter-only version for systems with their own look-up table supports a 25 MHz pixel rate with max power dissipation of 600 mW. Pricing ranges from $52-$80 in 100s. Analogic, Peabody, MA

Multibus Card Cages from AUGAT
AUGAT quality with FAST delivery from your nearest distributor

DIGITAL DESIGN • AUGUST 1985

Circle 188
Circle 189
Circle 192
Circle 194
Circle 186
Circle 184

Circle 40

AUGAT INTERCONNECTION SYSTEMS
Quality and Innovation
40 Perry Ave., P.O. Box 1037, Attleboro, MA 02703
(617) 222-2202 TWX 710-391-0644

*Multibus is a registered trademark of Intel Corporation. Wire Wrap is a registered trademark of Gardner- Denver Co.
NEW PRODUCTS

BOARDS

PC/AT-Compatible Image Processing Board

This single board image processing sub-system, the FG-100-AT, can digitize analog video from standard RS-170 video sources, processing the imagery in real time and displaying the stored image in monochrome or pseudocolor. Containing 12 bit-planes of frame memory, with a resolution of $512 \times 512$ pixels, the FG-100-AT has an 8-bit A/D converter for digitization to 256 levels of gray, a dual-stage phase-locked loop for synchronizing with video tape recorders, zooming by 2, 4 or 8 and single pixel pan and scroll. Imaging Technology, Woburn, MA Circle 197

NOW THERE’S A U.S. MANUFACTURER OF QUALITY THIMBLES AND PRINTWHEELS FOR PRINTER OEMs AND SYSTEM INTEGRATORS.

Discover the advantages of U.S.-made GP Technologies thimbles and printwheels. Convenience. Economy. A wide variety of standard typestyles in the most popular printer compatibilities. A full complement of engineering and design personnel together with state-of-the-art equipment to provide quick response to new projects. All backed by a decade of experience in producing high-quality typewriter elements and the electro-plating of printwheels.

To learn more about how GP Technologies can service your needs, call Sandi Tripp, OEM Sales Manager, at 818-709-8569 or return the coupon below.

GP Technologies, Inc.

I'm interested in home-grown products! Please send me more information about your thimbles and printwheels.

NAME
COMPANY
ADDRESS
CITY STATE ZIP
TELEPHONE (area code)

Mail to: GP Technologies, Inc. Suite 40, 9906 Owensmouth Ave., Chatsworth, CA 91311 Attn: Sandi Tripp

Circle 59

80M BPS LAN

Connecting up to 240 Unibus or Multibus workstations using any combination of twinax or fiber optic cabling, the ProNET-80 token-passing star-shaped ring network transmits data at 80M bps. It is software compatible with the firm's original 10M bps network, the ProNET-10. The network will correct parity errors and determine the exact location by inserting a format error message in the ProNET host interface. Price is $8,000 per host interface. Proteon, Natick, MA Circle 198

Monochrome Adapter Board For IBM PC

A monochrome display adapter with full IBM software compatibility and an optional printer port, the Mini-Mono Card measures $4'' \times 6''$ and will fit into a short slot in the PC/XT, or a full size slot in the PC or AT. The display area is 80 characters $\times 25$ rows. Using 4 Kbytes of display memory—2 Kbytes for characters and 2 Kbytes for attributes—the Mini Mono Card can perform DMA operations directly to or from the display memory. Price is $225, with printer port, $250. Emulex, Costa Mesa, CA Circle 165

VMEbus Memory Sub-System With ED/C

Comprised of a VME-ECC memory controller card and one, two or four VME-ECC memory array cards, the MK75703 VMEbus board set contains 2 Mbytes of memory (on each card) using 64K RAMs, expandable to 8 Mbytes using 256K RAMs. Performing error detection and correction and containing a checkbit register in the diagnostic mode of operation, the VME-ECC controller card is also available in half-populated versions so that subsystem memory can be configured in 1, 2, 4, 8, 16 or 32 Mbytes in up to five VMEbus slots. Price is $18,360. Mostek, Carrollton, TX Circle 199
Software Interface Packages

Linking Sperry's Series 1100 36-bit, general-purpose mainframes with Floating Point Systems' FPS-164 Scientific Computer, the Multiuser APEX Interface Package and the System Job Executive Interface Package for single-user systems were developed and are supported jointly by the two firms. Each package provides the interface between one or more FPS-164 computers and a Sperry 1100/7X, 1100/8X or 1100/9X environment and supports the execution of scientific and engineering application programs on the PFS-164. The package lets up to eight users of a Series 1100 system gain access to one or more FPS-164 computer. It includes an optimizing Fortran-77 compiler for the FPS-164, which generates code that takes advantage of the FPS-164's parallel, pipelined architecture. Prices are $71,000 (Multiuser APEX) and $31,000 (System Job Executive). Floating Point Systems, Beaverton, OR Circle 175. Sperry, Blue Bell, PA

Tektronix 4107 Emulation Package for MS-DOS PCs

Allowing a PC to communicate with a range of host-based graphics software by performing graphics functions currently available on dedicated terminals, the TGRAG-07 software package is a Tektronix 4107 emulation software package for MS-DOS-based PCs. On the IBM PC, TGRAF-07 supports boards that start at the 640 x 480 resolution of the 4107 and range up to 1024 x 1024 resolution. Supported boards include the IBM Professional Graphics Adapter, the Verticom M-16, the BNW Precision Graphics Adapter and the TAT Galaxy Series. Grafpoint, San Jose, CA Circle 168

XENIX 286 Versions Of High-Level Languages

Microsoft has released XENIX versions of four high-level languages: Fortran, Pascal, COBOL and Basic. Source-level compatibility makes it possible to take programs written in a previous MS-DOS version of a language and transport them to the XENIX environment with little or no modification. Users can link directly into the XENIX system libraries, so programs can take advantage of the operating systems multitasking and multiuser capabilities such as shell support, pipes and record and file locking. Retail prices are $350 (Basic), $995 (COBOL) and $495 (Pascal and Fortran). Microsoft, Bellevue, WA Circle 171

Library Of Software Applications

Supplementary to the company's Third Party Software Program offered through individual suppliers, this library of software applications has been developed for the firm's 32-bit supercomputer users. Twelve titles are housed in the library, with more expected in the near future. Available titles include Linpak: a collection of subroutines analyzing and solving various systems of simultaneous linear algebraic equations; Kermit: a protocol for transferring files between computers; and XLISP: an experimental programming language that combines features of LISP with an object-oriented extension. There is a five dollar handling charge, $30 for non-MUS (Masscomp User Society) members. Masscomp, Westford, MA Circle 170

THE SLICER

Real 16 Bit Power on a Single Board—Featuring the Intel 80186

- Complete 8 MHz 16-bit microprocessor on a 6" x 12" board
- 256K RAM, plus up to 64K EPROM
- SASI port for hard disk controller
- Two full function RS232C serial ports with individually programmed transmission rates—50 to 38.4K baud
- Software compatibility with the 8086 and 8088
- 8K of EPROM contains drivers for peripherals, commands for hardware checkout and software testing
- Software supports most types and sizes of disk drives
- Source for monitor included on disk
- BIOS supports Zebec 1410 and Western Digital WD 1002 SHD controller for hard disks
- Modifications available for specific applications

Fully assembled and tested only $995. Also available in kit form.
Operating systems are CP/M 86 by Digital Research, Inc. ($85), and MS DOS by Microsoft Corporation ($175).
Prices subject to change without notice.
Also available: THE SLICER SYSTEM EXPANSION BOARD for expanded memory, additional ports, and real time clock.
The SLICER PC EXPANSION BOARD gives your Slicer high performance video capability.
Real-Time Cross Development Tools

Allowing generations of real-time multi-tasking software for embedded μP systems, the Real-Time C (RTC) package consists of a C language compiler designed for the multitasking environment that executes under VAX/UNIX and VAX/VMS and targets the 68000 and 8086 μPs. Also included is a utility package that consists of a cross-assembler, linker, cross-reference facility and librarian. The C compiler and the utilities are fully integrated with the firm's real-time operating systems component family, which includes the VRTX real-time executive, IOX I/O executive, FMX file-management executive and TRACER multitasking debugger. RTC employs constant expression folding, operator strength reduction, redundant jump elimination and code hoisting. The compiler also supports PROM/RAM separation; separate modules are generated for the code and initialized and uninitialized variables. Price is $9,000. Hunter & Ready, Palo Alto, CA

Circle 173

ADVERTISER INDEX

Augat, Interconnection Systems  97
Augat, Qwikturn   67
Chorus Data  80
Cincinnati Electronics  10
Dage/MTI  94
Datacube  1
Digital Equipment Corp.  6,7
Du Pont  96
Eikonix  26
Electronic Imaging '85  85
Emulex  12,13
Everest Electronic Equipment  47
Floating Point Systems  20,21
Force Computers  28,29
Genicom  68
Gould AMI  39
Gould Electronics  C2
GP Technologies  98
Graphic Strategies  79
HE Inc.  94
Hecon  95
Hewlett Packard  77
Hitachi America, LTD  9
Houston Instrument  71
Hytek Microsystems  100
Ikegami Electronics USA  63
Imaging Technology  55
Intel  24,25
International Robomation  73
Invitational Computer Conferences  90
Kevex  95
Konan  91,93
Lexidata  14
Measurement Systems  8
Mekel Engineering  91
3M/Imaging Systems  59
Monterm  60
Mostek  16,41
Motorola  2,3
Nicolet  49
Number Nine  51
Numerix  C4
Panasonic  22
Photo Research  57
Qume  18
SBE  43
Simpact Associates  66
Slicer Computers  99
Spectra Logic  86
Summagraphics  44
Telebyte Technology  67
Television Equipment  99
Thomson-CSF/DTE  C3
Versatec  32,33
Vectrix  11