Making the 400-MHz computer a reality

MCMs push design and test tools to the limit

DSP boards reach performance highs
Stuck in a SCSI data-transfer bottleneck?
A first-class SCSI-2 VME board could get you out of that jam...if getting that board up and running doesn’t leave your whole engineering team in gridlock.

That’s why, when you buy a Rimfire SCSI-2 VME board from Ciprico, you don’t just get a product. You get a partner.

As your partner, we’ll help you write the drivers you need, and provide on-site installation. We’ll even work with your engineering team to customize hardware or software for your special application needs.

And you get Rimfire’s unmatched performance, quality and features. Like the new Rimfire 3870 and 3590 – the first VME boards with independent two-channel SCSI-2 architecture.

First-class hardware and first-class support and service. That’s how you beat bottlenecks. And that’s what Ciprico is all about.

TURN TO CIPRICO WHEN YOU’RE IN A SCSI JAM.

CALL 1-800-SCSI-NOW
Ciprico, Inc.
2800 Campus Drive
Minneapolis, MN 55441
Fax: (612) 551-4002

CALL (44) 635 873666
Ciprico (Europe) Ltd.
7 Clerewater Place, Lower Way
Newbury, Berkshire RG13 4RF England
Fax: (44) 635 871996
One Thing Separates a Great System Enclosure from a Good One.

It's the innovative application of cutting-edge technology to your specific requirements. It's what we do at Electronic Solutions.

If you're the engineer responsible for the system packaging, you have your hands full dealing with power distribution, cooling, and safety concerns such as UL, CSA and VDE approvals. That's where Electronic Solutions can make your job easier! You can rely on our experience and expertise to quickly resolve the design issues you're facing—at a price that even your bean counters will be pleased with.

Airflow testing. Our in-house airflow/temperature testing facility allows us to carefully examine the environment inside a system enclosure, testing the effects of wire harness placement, fan size and location, and the characteristics of the airflow path itself. We can even test your complete system to fine tune air direction, cool hot spots, and reduce audible fan noise and power consumption.

Safety Agency Approvals. Bypass the costly maze of paperwork and testing! We can provide enclosures that are already UL listed, CSA certified, and GS approved through TUV certification. That big step allows you to install recognized boards and peripherals and win agency approval of your finished system with no additional effort or cost! As a self-testing facility for the agencies, we're equipped to handle every aspect of certification to reduce your costs and shorten your time to market.

EMI/RFI Testing. We subject our enclosures to in-house testing per MIL-STD-285, providing an attenuation profile of each unit. When it comes time for you to pursue FCC or VDE approval of your system, we can perform these tests for you and resolve any problems immediately.

Whether it's off-the-shelf or something special that's off-the-drawing board, there's only one way to get the enclosure that's just right for your system. That's to call Electronic Solutions and put our experience to work for you.
Why Settle for 1/2 an '040 Board?

You've chosen the '040 because you need maximum performance in your VME system. But look carefully, because other Single Board Computers may only give you only half of what you expected from the '040.

Compare Synergy's SV430 performance to any other SBC. Compare bus speed, MIPS, support, flexibility, documentation, reliability, I/O intelligence or any spec you can think of. We think you'll find the same thing we did—the SV430 outperforms every other SBC on the market by as much as 150%.

Surprisingly, this kind of quality won't cost you any extra, because Synergy products lead in another important area—value. At Synergy, you don't have to pay a premium price for premium performance.

Let us show you just how far ahead your system can be with a Synergy processor board. Call us today, and get the whole '040 story.

Compare our specs. Synergy is superior across the board!

Data from Motorola VME656 data sheet dated 2/90, and Force CPU-40 data sheet A1 Rev. 1. DRAM measurements shown are with parity. VME bus transfers are in a 010 slave.

VME Transfers
VME64 doubles bus performance to 66 MB/s—and the SV430 is the only '040 board that has it. But we don't need VME64 to win this comparison.

Even normal 32-bit transfers race at 33 MB/s. That's 200% faster than Force or Motorola.

SV430 outperforms every other SBC on the market by as much as 150%.

Surprisingly, this kind of quality won't cost you any extra, because Synergy products lead in another important area—value. At Synergy, you don't have to pay a premium price for premium performance.

Let us show you just how far ahead your system can be with a Synergy processor board. Call us today, and get the whole '040 story.

Compare our specs. Synergy is superior across the board!

Even normal 32-bit transfers race at 33 MB/s. That's 200% faster than Force or Motorola.

Compare our specs. Synergy is superior across the board!

SV430 outperforms every other SBC on the market by as much as 150%.

Surprisingly, this kind of quality won't cost you any extra, because Synergy products lead in another important area—value. At Synergy, you don't have to pay a premium price for premium performance.

Let us show you just how far ahead your system can be with a Synergy processor board. Call us today, and get the whole '040 story.
On this month's cover our engineer is surrounded by the trappings of high-speed digital design. Can he break the 400-MHz barrier? 83

**Illustration by Bill Morrison**

**Editorial** 14

**Calendar** 16

**Advertiser Index** 127

**COMING NEXT MONTH**

Object-oriented languages in real-time applications

Futurebus+ and beyond

Designing ASICs for testability

16-bit microcontrollers

Data acquisition

SBus

**NEWS BRIEFS**

Xilinx enters PC-card market with FPGAs in TQFPs . . . Signetics and start-up develop cell-based arrays . . . Firms ink deal to make advanced DSP chip . . . Ricoh claims fastest learning neural chip . . . Cadence develops model for DEC's Alpha chip . . . MCM group hooks up global network . . . Windows NT making triumphant noises . . . Intel to license 386SL technology to crack handheld market . . . SCI on the move . . .

**TECHNOLOGY DIRECTIONS**

**ASICS & ASIC Design Tools**

ASIC choices increase for mixed 3-V/5-V designs . . .

**Computers & Subsystems**

PCI promises solution to local-bus bottleneck . . .

Ring datapath speeds 200-Mbyte/s transfers . . .

**CAE/CAD Tools**

PCB routers keep up with tougher design constraints . . .

**Software & Development Tools**

Tools help move applications between different GUIs . . .

**NEW PRODUCT DEVELOPMENTS**

**Computers & Subsystems**

Extender board brings live insertion to VME systems . . .

**ASICS & ASIC Design Tools**

Simulation accelerator speeds behavioral-level VHDL . . .

**CAE/CAD Tools**

JTAG device provides programmable interconnect capability . . .

**Software & Development Tools**

Toolkit lets CASE vendors adapt to Ada compilers . . .

**CONTINUED ON PAGE 5**
HMI's Performance Analysis Card (PAC) provides real-time software performance analysis and real-time software test coverage for all HMI-200 series in-circuit emulators. This option operates completely transparent to the system under test and collects its data in real-time to establish a true profile of the software execution.

Features:
- Hardware implemented
- Up to eight modules can be defined
- Histograms for each module are displayed
- Minimum, Maximum and Average time duration for each module displayed
- Coverage mode displays which pieces of the code did and did not execute
- Trace data has a time stamp

Benefits:
- More efficient code produces higher performance products for your company
- Better tested code eliminates bugs generated from untested code and creates higher quality software for your company
- The Emulator and Performance Analysis together shorten the design cycle time allowing your company to have its window of opportunity in the marketplace

Available Emulators:
68000 68302 6809/6809E 68HC001 8085
68008 68301/303 68EC020 8051 Family 64180/2180
68010 68330/333 68EC030 DS5000 Z80
68020 68331/332 68HC11 including 8096/8096 Family 68HC16 Family
68030 68340 F1 and D3

Now supporting 68040 Series

Write or call for further information and free demo disk.

HUNTSVILLE MICROSYSTEMS, INC.
3322 South Memorial Parkway, Huntsville, AL 35801
(205) 881-6005

CIRCLE NO. 4
CONTINUED FROM PAGE 3

TECHNOLOGY & DESIGN REPORTS

MCMs push design and test tools to the limit
Do multichip modules represent an exciting new technology or an exotic curiosity? Until the vexing problems of testability and yield are ironed out, few people are willing to hazard an answer to this question. —Mike Donlin

DSP boards reach performance highs
Despite a slow start as a mainstream technology, DSP is performing tasks ranging from speech and image processing to embedded control. —Warren Andrews

COVER STORY

Making the 400-MHz computer a reality
After clock distribution and caching architectures, the design of high-speed digital systems demands careful component selection and attention to physical layout. —Stephan Ohr

DESIGN STRATEGIES

Calculated risk and aggressiveness pay off for Elan Graphics
When the Personal Iris deskside graphics workstation was unveiled to the world back in October, 1988, Marc Hannah, vice-president and cofounder of Silicon Graphics, had already begun thinking about his next design.

COLUMNS

MIXED-SIGNAL DESIGN —Stephan Ohr
A&M-S: The place to see and be seen

PRODUCT FOCUS

Video op amps get flatter and faster
As the electronics world shifts from analog to digital, video monitors are one of the last pure analog systems you’re likely to find these days. —Jeffrey Child
10ns BiCMOS 1 Megs from Motorola. Everything else is dead in the water.

1 Meg BiCMOS Fast SRAMs from Motorola demonstrate a simple evolutionary principle: survival of the fastest.

With 10ns access times at 1 Meg densities, nothing else even comes close enough to compare — for speed and density.

<table>
<thead>
<tr>
<th>MCM6726</th>
<th>MCM6728</th>
<th>MCM6729*</th>
<th>MCM67282*</th>
<th>MCM6727</th>
</tr>
</thead>
<tbody>
<tr>
<td>128K x 8 bit</td>
<td>256K x 4 bit</td>
<td>256K x 4 bit</td>
<td>256K x 4 bit</td>
<td>1 meg x 1 bit</td>
</tr>
<tr>
<td>10*, 12, 15ns</td>
<td>10, 12, 15ns</td>
<td>10, 12, 15ns</td>
<td>10, 12, 15ns</td>
<td>10, 12, 15ns</td>
</tr>
</tbody>
</table>

And as if that weren’t enough to scare off the competition, these 1 Meg Fast SRAMs support both TTL and ECL I/O. They also feature an advanced pinout, with power supply, ground, and I/O pins centered on the package for reduced inductance and improved ground and power bussing.

Looking for even more speed? How about 8ns? That’s the access time on our 256K BiCMOS Fast SRAMs.

Choose whichever speed-and-density combination is right for you. Either way you’ll get the built-in quality and reliability of Motorola’s high volume, sub-micron manufacturing.

Reel in the power of our BiCMOS Fast SRAMs for your next design, and get ready to throw everything else back in the water.

To request technical information or a sample device, just mail in the coupon or FAX it to Motorola’s Fast SRAM FAX line at 1-800-347-MOTO (6686).

Let’s make some waves, Motorola.
Send me more on BiCMOS Fast SRAMs today.
Motorola, Inc. Fast SRAM Operations, P.O. Box 1666, Austin, Texas 78767

Motorola offers a complete portfolio of BiCMOS and CMOS Fast SRAMs with densities from 16K to 1 Meg, plus 2 and 8 Meg modules. CMOS access times are as fast as 15ns (256K) and 20ns (1 meg).  

(M) and Motorola are registered trademarks of Motorola, Inc. © 1992 Motorola, Inc.
In fact, National is the only silicon supplier to offer solutions across all three major networking standards: Ethernet, Token Ring, and FDDI. We know the market demands improved connectivity, performance, quality, and network management. And at National Semiconductor, we’re providing market-driven mixed analog + digital silicon solutions to make all this a reality. Our first Ethernet silicon helped foster the worldwide acceptance of LANs. In fact, well over 13 million Ethernet adapter cards have been designed using National’s silicon — more than all other suppliers combined. National’s ST-NIC™ was the first single-chip 10BASE-T controller to put 10Mbps Ethernet on standard unshielded twisted pair wire. And our newest 16- and 32-bit solutions are making the first “Network Ready” PCs, MACs and peripherals a reality. National is also developing solutions to simplify the role of Network Management. Our Product of the Year Award-winning RIC™ + SONIC™ chipset is the first to fully support the IEEE 802.3 mandatory and optional repeater management requirements. We’re
also creating silicon solutions to ensure full interoperability of \textbf{MIXED MEDIA} and multiple protocol environments and to deliver new desktop services and applications. We've joined efforts with IBM, the leader in Token-Ring technology, to make it easier for your customers to seamlessly connect Ethernet and \textbf{TOKEN-RING} protocols. And we recently introduced TROPIC™, the industry's first fully-integrated single-chip Token-Ring controller. That's just the first step in a joint IBM-National relationship that will deliver new levels of flexibility to the world of networking.

\textbf{STANDARD.}

National is also providing new levels of performance with breakthroughs like \textbf{100BASE-T™} technology and our upcoming 2-chip FDDI solution. 100BASE-T is the first silicon solution proposed for \textbf{FDDI} across twisted pair copper wire. These solutions will drive affordable FDDI performance to the desktop. We're supplying proven "National Standard Silicon" today. And together we're \textbf{SETTING THE STANDARDS} that will take you where networks are going in the future. For more information, give National a call at \textbf{1-800-NAT-SEMI (Ext 191)}. We'll show you why no one knows networking like National Semiconductor.
Xilinx enters PC-card market with FPGAs in TQFPs

In the same pioneering spirit to which it owes its past success, Xilinx (San Jose, CA) just announced that its XC2000 and XC3000 FPGA families are available in a thin quad flat pack (TQFP). By doing this, Xilinx has become the first FPGA supplier to enter the PC-card market. “The TQFP package provides up to 3,000 user-programmable gates in the space of a dime,” notes vice-president of marketing Lee Farrell. Measuring 0.5 mm in pitch, 14 x 14 mm in body size and with a maximum height of 1.5 mm, the TQFP fits onto the tiny PC cards being used to add memory, storage and I/O capabilities to the growing numbers of notebook and handheld systems.

“The PC-card market has huge potential, and we expect to sell tens of thousands of our modem cards a month,” says Xilinx user Carl Perkins, president of New Media (Irvine, CA). “Because the market is not sound, the reprogrammability feature of the Xilinx FPGA makes it ideal for rapidly changing standards and needs.” It’s expected that by 1995 the majority of portable systems will be using from three to five PC cards each, creating a $1-billion market. Xilinx already has ten designs worldwide for its FPGAs in TQFPs.

It won’t be surprising if the next ‘first’ from Xilinx involves 3-V capability for its FPGAs.

—Barbara Tuck

Signetics and start-up develop cell-based arrays

The recently announced Hi-IQ (High-Integration Qubic) arrays are neither conventional sea-of-gates arrays nor are they embedded arrays. Fabricated using Signetics’ (Sunnyvale, CA) submicron BiCMOS Qubic process, the cell-based array family incorporates the BiNMOS-CBA architectural design of SiArc, a start-up specializing in silicon architectures and design tools for complex digital ICs. With 0.7-mm (L-effective) feature size and a bipolar transistor cutoff frequency of 13 GHz, BiNMOS achieves significantly higher performance than CMOS without the inherent high cost of BiCMOS, according to Signetics.

Hi-IQ arrays use two primary cell types—small MOS compute cells and larger MOS and bipolar drive cells—to increase efficiency and functionality over the typical sea-of-gates implementation. Since the density and performance of generated SRAMs are competitive with cell-based SRAMs, Signetics claims it’s possible to implement SRAM-intensive designs normally requiring all-layer customization in metal-mask-programmable Hi-IQ arrays instead. “By blending a new architecture with advances in our BiCMOS process technology, these arrays will change the way designers create systems on a chip,” says Signetics marketing manager of custom products Ray Becker.

—Barbara Tuck

Ricoh claims fastest learning neural chip

Japanese-based Ricoh has reportedly introduced a neural net chip that is the fastest of its kind. In a single die, the chip implements a 256-synapse neural net of 16 synapses by 16 neurons. The chip is a 200,000-gate array built using 0.8-µm CMOS technology. According to reports, the device offers a forward process speed of 3 billion connections per second and a learning speed of 1.5 billion connections per second. The learning speed is achieved using pipelines running at 12 MHz. By the end of this year, Ricoh expects that the chip will be designed into several robotics and factory-automation systems. Ricoh also has plans to use the chip in its own systems—as a processing controller for a copier machine, for example.

Called the RN-200, the new device is Ricoh’s second neural chip. In 1990, the company developed the RN-100, a one-neuron chip with a total of eight synapses. Running at 10 MHz, the chip achieved speeds of 80 million connection updates per second for forward process and a learning speed of 40 million connection updates per second.

—Jeffrey Child

Cadence develops model for DEC’s Alpha chip

Cadence Design Systems (San Jose, CA) has sent a strong signal to the EDA community by announcing the first simulation model for the Alpha 64-bit RISC microprocessor from Digital Equipment Corporation (Maynard, MA). Cadence plans to offer the fully functional simulation model for the DEChips 21064-AA in this quarter, which will coincide with DEC’s volume shipments of silicon.

The model was taken from Digital’s internal design database. It works only with Cadence’s Verilog-XL and VHDL-XL simulators and can run roughly nine CPU cycles/ CPU second on a DECstation 5000.

Traditionally, complex microprocessor models have been developed by the silicon vendor and third-party modeling companies such as Logic Modeling, not by

Continued on page 12
You waited 16 years to drive.
3 weeks for the courage to ask her to the dance.
4 years to graduate.
2 years for the corner office.
9 months for the baby.

Once again, the best things in life are worth the wait.

Coming in September.
The real time development environment you’ve been waiting for.
Continued from page 10

EDA vendors. The move by Cadence signals that EDA vendors may be getting more involved in early model development, something that their customers have been wanting for years.

—Mike Donlin

MCM group hooks up global network

Dazix (Huntsville, AL), a subsidiary of Intergraph, recently launched the Advanced Packaging Consortium, a worldwide network of multichip module (MCM) designers and suppliers. The consortium, which boasts membership of about 380 companies and 2,900 individual users worldwide, kicked off its first meeting with a two-day conference that highlighted the materials and processes used in MCM development and production.

A unique feature of the network is that it allows instantaneous transfer of both textual and graphical data among members—data which can be used for presentations, design reviews and multi-site development of MCM technology. The network's data management and conferencing capabilities were developed by Intergraph for NASA's Freedom space station effort and will now be used to form what Dazix claims will be the world's largest technical network of remote sites and engineers.

—Mike Donlin

Windows NT making triumphant noises

The arguments over the relative merits of and chances for Microsoft's (Redmond, WA) new Windows-NT operating system versus IBM's OS-2 continue to bubble. IBM (Armonk, NY) is shipping its OS but has so far met with a lukewarm response. Meanwhile, Microsoft staged an NT preview and conference in San Francisco for some 5,000 potential software developers, who appeared to come away starry-eyed. Not only did they get a chance to sit at machines and put NT through its paces, but they also got a beta copy of the operating system to take home with them. Microsoft also passed out NT software developers' kits to the attendees.

Whatever the differences between OS-2 2.0 and NT—and they don't appear to be enormous—it looks like NT has definitely generated some excitement in the community of independent software vendors. The OS-2 boxes available in stores use unsettling words such as "most" and "many" to describe the software's ability to run Windows and DOS applications. NT claims to be able to run them all. If it makes good on that claim—and succeeds in not damping the excitement it's already generated—it will probably emerge the winner, even though it's not scheduled to ship until early 1993.

—Tom Williams

Intel to license 386SL technology to crack handheld market

Intel (Santa Clara, CA), which is otherwise known for jealously guarding its 386 and 486 processor technologies, is entering into an agreement with VLSI Research (San Jose, CA) in which Intel will license the core technology of its 386SL processor. VLSI will then use the core technology as a basis for specialized processors for handheld products. Chips designed by VLSI Research around the Intel core will be manufactured at Intel fab facilities, but will be marketed by VLSI Research.

Intel is said to be investing $50 million to buy up about 20 percent of VLSI Research. The arrangement, which is a departure from Intel's usual way of dealing with companies wanting to manufacture 386-type products, may be a move to head off AMD and Chips & Technologies, companies which already have 386 functionality and are doubtless eyeing the potentially lucrative handheld market as well.

—Tom Williams

SCI on the move

SCI (Scalable Coherent Interface) has cleared the final hurdle and has officially become IEEE Standard 1390-1992. SCI is often thought of as a bus, but in reality it's a packet-based protocol which transfers information over a number of independent unidirectional links. While the approach offers many bus-like characteristics, such as tightly coupled processor communication, loosely coupled I/O, message passing, and cache coherency, it does so at far higher speeds than can currently be achieved on buses. SCI is specified at 1 Gbyte/s to transfer data over a 16-bit-wide differential cable. Other options call for the same data transfer rate with a bit-serial protocol over coaxial cable of up to 20 meters, or over fiberoptics for up to several kilometers.

Because SCI relies on several independent point-to-point connections, multiple transactions can be going on simultaneously, unlike the case of a backplane bus, where only one node can have the bus at a given time. In addition, because of its flexible interconnection scheme, SCI can serve as an internal bus in a PC environment, a multiprocessing server or a network interface.

Hard on the announcement of the specification, SCI transceivers and protocol ICs are expected to emerge. In fact, Vitesse Semiconductor (Camarillo, CA) is currently completing a GaAs chip designed by Dolphin SCI (Long Beach, CA); a formal announcement is expected soon. It's also been reported that a somewhat slower CMOS version of the chip will be available later this year.

While SCI has been slow to get to market, its scalable architecture and flexible protocols, which let it interface to other buses, make it a promising technology. In addition, since the specification defines module, crate, connector, and power distribution systems based on IEEE Standard 1301.1-1991 ("Convection-cooled with 2-mm connector"), SCI is likely to emerge as a strong competitor to Futurebus+ in many applications.

—Warren Andrews
Small in Size – Great in Performance
Small 3U boards offer more CPU power and functionality on less than half of a 6U board.

Low Power CMOS
The 100% CMOS design guarantees lowest power consumption: e.g. our 68030 CPU board requires only +5 V, 0.85 A at 32 MHz!

-55° to +105° C
The cold CMOS design combined with conduction cooling assures operation at the extreme of +105°C.

100 G Shock
or's stiffened 3U boards are almost completely shock and vibration proof. Jumpers and sockets have been replaced.

Highest MTBF
or's ruggedized boards have set marks in VME: e.g. our 68030 CPU boards have an MTBF of 740,000 hours! (MIL-HDBK-217, 20°C).

Broad Product Range
68040 CPU, 68030 CPU, dual 68302 communication contr., graphics, MIL-STD-1553B, ARINC-429, SCSI, ethernet, flash-disk, synchro-resolver, digital I/O, analog I/O, etc.

VRTX-32, P5OS®, OS-9, ADA, C, ...

4 Styles – Low Cost
Four software-compatible styles from economy to MIL-883/B cover all environmental needs at best prices.

Controlled Quality
or's quality assurance complies with AQAP-4 and MIL-I-45208.

Industrial Computers
Sieglindestr. 19½, D-8900 Augsburg 1
Tel +49 821 5034-0, Fax 5034-119

In the US contact: DYNATEM
15795 Rockfield Boulevard, CA 92718, Irvine, Tel (714) 855-3235, Fax 770-3481
Dave Wilson is a tough act to follow

Regular readers of *Computer Design* have probably noticed the absence of Dave Wilson's byline during the past couple of months. Unfortunately, serious illness in his family called him back to England and his contributions to *Computer Design*—and to the success we've been enjoying lately—had to end after a brief 11 months with us. Fortunately, Dave found himself a comfortable editorial spot outside of London and is settling in to his new, but definitely more routine, lifestyle.

Among his contributions to *Computer Design*, Dave brought a unique passion for talking to designers and readers and probing beneath the surface of the press releases and marketing hype that so often accompanies much of the information coming from vendors and suppliers. He helped immeasurably in sharpening our focus on designer/user/reader input and was a driving force behind integrating it with the usual input from vendors and suppliers into every part of the magazine. That input's added a unique dimension to our technology- and solutions-oriented “why-to” editorial, and it's another factor that we believe distinguishes us from the traditional product-oriented, “how-to” design publications.

No doubt about it, Dave is a tough act to follow. But we think we've found the person to pick up where he left off. More than that, we think we've found the person to help *Computer Design* move another step forward in its coverage of ICs and system design. That person is Don Tuite.

Don comes to us from Cypress Semiconductor, where he was a technical article editor ghostwriting and editing magazine articles, conference papers and technical backgrounders. (By the way, I'd like to take this opportunity to apologize to John Hamburger, Don's boss at Cypress and a long-time friend of *Computer Design*, for stealing Don away. He is too good to lose.)

Since receiving a BSEE in 1965 and an MS in technical writing in 1966, Don has done stints as a documentation manager, TV writer/producer, marketing communications manager, and public relations manager. In short, he has experience in—and understands—the engineering, management, PR, and publishing sides of the electronics/computer business. That puts him in an ideal position to probe “beneath the surface of the press releases and marketing hype.” But Don has one advantage that Dave Wilson didn't have; he'll be based where the IC action is, in Silicon Valley. Don's presence there will give *Computer Design* an edge we've never enjoyed before. You'll start seeing the results of that edge in the next few months.
Designing a signal processing system can be a bear of a problem—immense, mean, and unforgiving. Engineers grappling with conventional analog or digital technologies face risk and unpredictability at every turn, with no guarantee of success. Designers invest months of development time in a brutal design process that’s as lengthy as it is frustrating. Productivity and time to market are devoured in the struggle!

**SPROC Technology Tames The Task**

At the core of STAR Semiconductor’s unique signal processing solution is the SPROC™ chip, the first-ever programmable signal processor using the “Sketch and Realize™” design approach. With a single SPROC chip and a SPROClab development system, signal processing becomes a tame task.

Why wrestle with circuit breadboards crawling with sensitive analog components? Or agonize over line after line of assembly code? One SPROC chip integrates the functionality of hundreds of analog and passive components to cut system costs. And SPROClab employs system-level graphical programming so you can capture designs as signal flow block diagrams. You gain all the benefits of a digital solution—without writing software!

Stop laboring with trial-and-error debug methods, cumbersome logic analyzers, or software simulators to debug a design! Engineers using SPROC technology download designs directly onto actual silicon and interactively debug systems as they execute in real time! Using the SPROC chip’s unique built-in probe feature, you can easily modify design specifications to tune system performance during execution.

With SPROC technology, engineers focus on designing to create better products in less time.

If you can’t bear to see your productivity mauled by the problems of signal processing design, call STAR Semiconductor at 908/647-9400. We’ll send you a brochure and demo disk telling how to tame your next signal processing project.

**SPROC Users Slash Development Time**

<table>
<thead>
<tr>
<th>APPLICATION</th>
<th>PREVIOUS TECHNOLOGY</th>
<th>PREVIOUS DEV. CYCLE</th>
<th>SPROC DEV. CYCLE</th>
<th>$ SAVINGS (1st YEAR)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Secure FSK modem</td>
<td>analog</td>
<td>6 months</td>
<td>3 weeks</td>
<td>$50,000†</td>
</tr>
<tr>
<td>Adaptive noise canceler</td>
<td>DSP</td>
<td>6 months</td>
<td>1 week</td>
<td>$57,500*</td>
</tr>
<tr>
<td>Power supply controller</td>
<td>analog</td>
<td>6 months</td>
<td>1 day</td>
<td>$60,000*</td>
</tr>
<tr>
<td>Closed-loop vibration controller</td>
<td>analog</td>
<td>3 months</td>
<td>2 weeks</td>
<td>$240,000†</td>
</tr>
</tbody>
</table>

†Total system savings including project overhead, engineering resource, and system hardware costs.
*Estimated savings in engineering resource based on cost of $10,000 per man month.
The SPARC™ CPUengine - 40MHz™

Indistinguishable.

With two exceptions.
First, Pinnacle’s SPARC CPUengine-40MHz is priced better. $3995.00 to be exact.
Second, the price tag includes a one year warranty.
Pinnacle Data Systems.
We manufacture solutions.

Contact-free soldering and de-soldering
Of SMD, DIP and pin grid components and connectors in a matter of seconds with the Leister-Labor "S" hot-air tool. Electronic control of temperature and air supply, ESD safe. Over 400 special nozzles available.

Ask for free brochure UW 154

Brian R. White Co., Inc., 313 Henry Station Road
Ukiah, CA 95482 phone: (707) 462-9795
Farmingdale, NJ 07727 phone: (908) 938-2700

CALENDAR

SEPTEMBER 15 - 17
Buscon ‘92 East
Hynes Convention Center, Boston, MA.
Buscon ‘92 East is the event where the products, technologies and components related to bus- and board-level design can be seen. The technical conferences, designed and coordinated by Computer Design and Military & Aerospace Electronics, are highly focused, in-depth seminars that explore the hottest issues from SCI to Futurebus+, RISC and embedded PCs. Contact: Registration Department, Buscon ‘92 East, 200 Connecticut Ave, Norwalk, CT 06856-4990, (800) 243-3238, Fax (203) 857-4075.

SEPTEMBER 20 - 24
International Test Conference
Baltimore Convention Center, Baltimore, MD. This year’s theme for ITC, the conference for the test and design community, is “Discover the new world of test and design.” ITC will focus on the test and design techniques that companies need to compete globally, with emphasis on the integration of test factors into product design. There will be 16 tutorials and more than 35 technical sessions. Topics include: new test and design methods, MCM testing, BIST design techniques, test synthesis, and more. Contact: ITC, 514 E Pleasant Valley Blvd, Ste 3, Altoona, PA 16602, (814) 941-4666, Fax (814) 941-4668.

SEPTEMBER 21 - 24
Embedded Systems Conference
Santa Clara Convention Center, Santa Clara, CA. The Embedded Systems Conference and Exposition offers more than 80 lectures, workshops and tutorials about current tools, technology and theories in embedded programming. Full-day tutorials will include: object-oriented analysis, meta models for system development, event modeling for embedded systems programmers, and more. Contact: Miller Freeman, 600 Harrison St, San Francisco, CA 94107, (415) 905-2354, Fax (415) 905-2355.

OCTOBER 28 - 30
Analog & Mixed-Signal Design Conference
Hyatt Regency, San Francisco Airport, Burlingame, CA. The Analog & Mixed-Signal Conference is an intensive, three-day educational seminar and exhibition. The heart of the conference is a technical program organized by Computer Design and targeted at engineers and engineering managers working on high-speed digital, mixed-signal and analog designs who need to better understand design problems and the capabilities and limitations of the analog and mixed analog/digital ICs, ASICs and CAE/CAD tools they use, as well as the best approaches for implementing their designs. Contact: Betsy Anderson/Marketing Communications Manager, Computer Design, One Technology Pk Dr, Westford, MA 01886, (508) 392-2209, Fax (508) 692-7780.
TI’s 7.5-ns ’22V10. For those times you’re torn between profit and performance.

Trying to get the best performance on a tight budget can create a few hang-ups. Texas Instruments has a simple solution. Introducing the TIBPAL22V10-7. TI’s newest high-performance programmable logic device that’s designed to fit the bottom line as easily as it meets your design specs.

High performance, low price
While competitive pricing is one of our ’22V10’s most outstanding features (less than $17 when you purchase 5,000 or more), you’ll be even more impressed by its performance. At an incredibly fast 7.5 ns, our ’22V10 supports system speeds up to 50 MHz with a variable term distribution that gives you more design freedom with complex functions. It’s an excellent choice for high-end systems using the latest microprocessors. And since all this is achieved using our proven bipolar process, the ’22V10 provides a universal architecture that’s easy to work with using familiar design tools.

Accurate, dependable and available today
Speed and ease of use mean nothing if difficult programming keeps your product from getting to market on time. That’s why our ’22V10 is designed for quick, dependable programming with your present tools. In fact, we’re running at a 99.4% first-time programming success rate.

Best of all, our 7.5-ns ’22V10 is available in volume today with just-in-time and ship-to-stock delivery programs tailored to meet your needs. You’ll also have the backing of our global support network to help keep things running smoothly.

Hang in there — a free sample is on the way
Simply return the attached reply card or call 214-995-6611, ext. 3717, for one free TIBPAL22V10-7.

© 1992 TI 08-1287
Considering Multimedia or Interactive Systems?

Consider MICROBOARDS

Authoring systems for:
- DOS, Mac, UNIX, OS-9, CD RTOS
- Player Hardware

Red Book  Green Book  Yellow Book  Orange Book

Standard and Custom OEM designs

MBi America  Tel: (612) 448-9800  Fax: (612) 448-9806
MBi Japan  Tel: 0474 (37) 9811  Fax: 0474 (37) 9821

Your VME solution for flexible, high-density serial I/O...

The Heurikon HK68/VSIO:
- 16 serial ports and two console ports deliver maximum flexibility
- Multiple interface standards supported simultaneously
- VxWorks™, OS-9® or pSOS++™ on-card operation with powerful 68EC050 processor
- 1 to 4 Mbytes of DRAM provide ample program space
- Intelligently configured modular cabling system

1-800-356-9602
8310 Excelsior Drive • Madison, WI 53717
Phone 608 631 0900 • FAX 608 631 4249

CIRCLE NO. 11
Pushing the Edge of Capacity...

1.65 GB in a 5.25-inch Form Factor.

Edge-to-Edge Performance
The DK516C-16 uses Hitachi's advanced proprietary technology to deliver 1.65 GB of capacity and a fast 13.5 ms average access time.

Its SCSI interface provides a maximum data transfer rate of 5.0 Mbytes/sec (synchronous), with a 256 Kbyte data buffer and read look-ahead cache.

Or, if you have an ESDI application, look into Hitachi's 1.54 GB DK516-15 with a 14 ms average seek time and a 2.75 MB/sec data transfer rate.

Edge-to-Edge Quality
Choose the DK516 and you get a drive backed by the quality and reliability of Hitachi—a $54 billion company. Unlike other drive manufacturers, we design, build, and test all key components in-house.

For more information about the DK516, or any Hitachi disk drive, call 1-800-HITACHI.

Hitachi America, Ltd.
Computer Division, MS500
Hitachi Plaza
2000 Sierra Point Parkway
Brisbane, CA 94005-1819

Our Standards Set Standards
Think of it as peer pressure at its finest. All these companies want you to take some time off: Time off your design cycle, and your time to market. They’re the Fusion29K™ Partners, and their support helps make the 29K™ Family of embedded RISC processors so fast and easy to use.

Fusion29K Partners include over 100 reputable companies with more than 200 different support products. Together, they provide everything you need to speed up the design process, every step of the way. From evaluation, to system and hardware design, software development, hardware and software integration, system debug—all the way to production.

The Fusion29K Partners have a whole arsenal of time and labor saving devices. You’ll find emulators, simu-
ulators, CASE and CAE tools, C compilers, machine and source level debuggers, logic analyzers, and manufacturing support of all kinds. All of the highest quality and performance standards.

And it won’t take a lot of time to get acquainted with these development tools, since they include most of the hardware and software products you already know.

For more information on the 29K Family of embedded RISC processors and Fusion29K support, call AMD today: 1-800-292-9263 Ext. 3.

With this much support, you may be able to take some time off for yourself.

Advanced Micro Devices

901 Thompson Place, P.O. Box 3453, Sunnyvale, CA 94088. © 1992 Advanced Micro Devices, Inc. 29K is a trademark and Fusion29K is a service mark of Advanced Micro Devices. All other brand or product names are trademarks or registered trademarks of their respective holders.
If you're looking for a place to really get it, Digital combines its realtime computing prowess with our total commitment to standards, really open, there's only one in realtime computing, making it possible to offer you Digital. The Open.
the industry's most complete, product-rich, open realtime environment. And, best of all, it's available now. Digital's adherence to standards provides you with a truly open advantage. Not only does it give you flexibility in your choice of realtime systems that afford you unmatched portability and interoperability, but it also fully protects your computing investments. Digital's support for a wide range of standards includes POSIX 1003.1, draft 1003.4, TCP/IP, DECnet™/OSI, Motif™ and the VME, SCSI and TURBOchannel™ buses. Plus, we now offer realtime extensions to OSF/1." share applications from different vendors across computing platforms. What that means is no matter what size computers you have in your realtime environment—from embedded processors to mainframes, no matter what operating system you're using, Digital can tie it all together. A better solution because it's an open solution. Open standards. Open development tools. Open hardware and software. In short, an open environment. It's time you took advantage of Digital's open realtime computing. To find out how, just call 800-DEC-INFO (332-4636), ext. Realtime. Besides expanding the scope of our VAXELN™ Realtime toolkit for the VMS™ environment, we're introducing the same capabilities for UNIX™ environments with our DECelx™ toolkit. Once again, our open approach leaves the choice up to you. Digital's open realtime story continues with our Network Application Support (NAS) standards-based open computing products. You can

**EN ADVANTAGE.**

Corporation. Motif and OSF/1 are registered trademarks of Open Software Foundation, Inc. Unix is a registered trademark of Unix System Laboratories, Inc. in the USA and other countries.
LIVE LONGER AND PROSPER

With more run time, the new HYDRITECH™ nickel hydride battery is significantly increasing the lives of portable computers and their consumer appeal. HYDRITECH offers 25% more power than the best nickel cadmium battery. It gives users hours more work time without recharging. Plus, HYDRITECH's enhanced performance also allows you to add more features and design a lighter, smaller product. All with one hour charge capability. And it's environmentally preferred. Gates Energy Products is the only company that has a full line of nickel hydride batteries and unparalleled assistance to apply this new technology to your designs. So, if you're interested in portable computers with more run time and more sales potential, live longer and prosper with HYDRITECH. Call Gates Energy at 1-800-67-POWER today.

THE NEW HYDRITECH™ BATTERY FROM Gates Energy Products

CIRCLE NO. 16
As digital signal processors (DSPs) are applied to increasingly challenging, compute-intensive applications, multiprocessor architectures are becoming common. In support of these architectures, vendors of DSP chips, boards and development tools are beginning to add hooks that specifically address multiprocessing.

At the chip level, vendors are adding more powerful I/O and interconnect options that let designers combine multiple DSPs more efficiently and with greater flexibility. At the board level, vendors are packaging multiple DSPs using a broad range of point-to-point and shared-memory configurations. They're also supplementing the board's system bus interfaces with a host of specialized, high-bandwidth I/O channels that can be used for both data acquisition and multiprocessor communications.

And multiprocessor innovation hasn't been limited to hardware. To facilitate development of multiprocessing applications, vendors are offering parallel-processing emulators, debuggers and optimized libraries. At an even higher level, they're providing tools that can automatically generate code for multiple DSPs based on a block diagram specification.

For the run-time environment, DSP-based, real-time, multitasking operating systems offer synchronization and intertask communications mechanisms that can easily be extended to multiple DSPs. The most advanced OSs even provide scheduling mechanisms that automatically distribute tasks across multiple DSPs and provide load balancing.

Chip-level multiprocessing

One of the important ways chip vendors are adapting their DSPs for multiprocessing is through more sophisticated I/O. DSPs have long supplemented their memory bus interfaces with high-speed serial and parallel ports to support data acquisition and host communication. AT&T's DSP32C is a good example, providing a 25-Mbit/s serial port and a 16-bit, 12-Mbyte/s parallel I/O port with independent DMA.

Increasingly, however, DSPs are providing additional capabilities designed to facilitate high-speed, point-to-point communications between multiple chips. The Motorola DSP96002, to take one example, provides two 32-bit, non-multiplexed address/data memory buses, which in turn provide an effective means of connecting multiple 96002s.

For applications that require large numbers of closely coupled DSPs, the TMS320C40 by Texas Instruments takes a different approach. Like the DSP96002, the 320C40 features a pair of 32-bit external memory ports. In addition, however, the 320C40 sports six byte-wide 20-Mbyte/s parallel ports; these are ideal for implementing point-to-point links with other DSPs.

In many respects, the 320C40 is a throwback to the transputer, the original multiprocessing CPU. Over the last five years, considerable work has been done to support transputer-based multiprocessing. Regrettably, the transputer has enjoyed rather meager success, due primarily to its poor interprocessor communication rate. The transputer's four 10-Mbit/s serial ports give it an aggregate I/O bandwidth of 5 Mbytes/s. The 320C40, by contrast, features six byte-wide 20-Mbyte/s parallel ports, giving it an aggregate I/O bandwidth of 120 Mbytes/s. This 24x increase in interprocessor bandwidth makes practical a broad range of high-speed, point-to-point DSP networks—
Board-level multiprocessing

Until recently, most board-level products carried only a single DSP. Consequently, if designers wanted to build a multiprocessor system, they did so by linking multiple DSP boards via a common system bus. The migration of DSP technology to larger form-factor buses such as VMEbus, together with advances in both VLSI and packaging technologies, has made it possible to combine several DSPs on a single board.

In most board-level multiprocessor architectures, each DSP executes programs out of high-speed local SRAM, which it accesses via an external memory bus interface. On-board multiprocessing communications are typically handled via some combination of shared-memory and point-to-point links.

Naturally, the DSP's I/O architecture dictates board-level multiprocessor options. AT&T's DSP3210, for example, is designed to use shared memory for multiprocessing, though conceivably multiple DSPs can be interconnected via the chip's single serial port, albeit with very low communications bandwidth. Motorola's DSP96002, by contrast, provides two completely independent 32-bit-wide ports, which are considerably more sophisticated than simple memory interfaces and lend themselves to a variety of multiprocessor architectures. And by providing a transputer-like interconnection scheme, TI's 320C40 facilitates any combination of shared-memory and point-to-point architectures.

Ariel has taken advantage of both these capabilities in a quad-320C40 VMEbus board known as Hydra. Each DSP on the Hydra accesses two banks of private SRAM memory via separate 32-bit external memory interfaces. One of these memory interfaces also connects each DSP via an isolation buffer to a shared-memory bus of up to 64 Mbytes, which is shared between the four DSPs and the VMEbus. In addition, each DSP is linked directly to the board's other three DSPs via dedicated byte-wide links called communication ports. Communications between DSPs can be conducted either through the communication ports or via shared memory.

System-level multiprocessing

In addition to providing an effective means of linking multiple DSPs on a particular board, the extended I/O capabilities of today's DSPs provide an effective means of linking multiple boards. Frequently, multiple-board systems rely on system-bus interfaces such as VMEbus, with shared memory to provide a host interface and to support interboard communications. Unfortunately, such interfaces lack the bandwidth required to support large numbers of boards, and are frequently tied up handling normal host-bus traffic.

Multiport DSPs such as the 320C40 make it possible to create arrays of unlimited size because they let you establish deterministic point-to-point communications between large numbers of DSPs on multiple boards. These point-to-point links not only provide higher bandwidth than most system buses, but they also avoid the overhead associated with bus contention and arbitration.

Ariel also adopted this approach in designing Hydra. On each board, three of the six parallel ports on each DSP are used to link it to each of its three DSP neighbors. The other three ports on each DSP are made available through an external VMEbus front-panel connector. Using these 12 ports (three per DSP), you can establish direct connections between any two DSPs on any two Hydras.

The New Jersey Institute of Technology (Newark, NJ) has leveraged the Hydra's I/O capabilities to develop a 64-processor system, which will be used to study advanced neural networks. Configured as a four-dimensional hypercube, the system uses 16 Hydras to achieve a peak performance of 17.6 billion operations/s.

The NJIT system is unusual because it combines traditional hypercube message passing with shared-memory communications. In the system, message passing is used to provide communications between neighboring DSPs, either on the same or on different boards. Shared memory, on the other hand, is used for transmitting information between remote nodes, managing shared resources and broadcasting information to multiple DSPs on multiple boards. Together, these two communications mechanisms let the NJIT system efficiently simulate a broad range of neural networks.

Software support the key

Even as more diverse DSP I/O capabilities expand multiprocessor hardware options, the real challenge will be developing application software that can take advantage of these architectures. Fortunately, parallel-processing development tools and run-time environments are emerging to help simplify this process. Among these are parallel-processing emulators, shared libraries that are optimized to execute on multiple processors and real-time operating systems with support for multiprocessor scheduling and load balancing.

Ideally, developing a C application for a multiprocessor DSP network shouldn't be much more difficult than developing one for a single processor. Essentially, the programmer writes the application as a series of tasks, assigns the tasks to the appropriate DSPs and defines the communications mechanisms between the tasks.

While these tasks may be compiled to run on the DSP in a bare-bones mode, there are advantages to running under a real-time operating system such as Spectron's Spox, 3L's Parallel C, and Perihelion's Helios. The biggest advantage is that these OSs simplify design by providing standard OS services—real-time, preemptive multitasking and memory management. They also provide synchronization and interprocess communications mechanisms, such as mailboxes and variable- and fixed-size FIFOs, which simplify the coordination of multiple tasks, both on a single processor and across multiple processors.

One way that both Parallel C and Spox simplify multiprocessor development is by supporting virtual channels. Virtual channels let you implement interprocess and intertask communications without specifying physical connections in your application programs. The actual communications mechanism is determined by a driver, which you select via a con-
configuration table.

The advantage of this technique is that it lets you change the system configuration without changing the source code. If you want to change the connection between two DSPs—for example, from shared memory to a direct communications port link—you simply select a new device driver in the configuration table.

In addition to providing convenient interprocess communications mechanisms, some DSP OSs are beginning to add advanced multiprocessor capabilities that enable them to automatically schedule, distribute and interconnect tasks running on multiple DSPs. An example is Perihelion's Helios real-time OS. Originally developed for the transputer, Helios now supports mixed networks of transputers and 320C40s.

With Helios, you develop your applications as a collection of tasks that are linked via virtual communications channels, just as you would for a single processor. You then provide the OS with network configuration information such as the parallel-processing programming model (sockets, farming or communicating sequential processes) and system resources (such as, the number of processors, communications and I/O options).

Once you've developed your program and specified the system configuration, Helios automatically dispatches tasks to the appropriate DSPs and establishes the appropriate communications mechanisms (for example, a FIFO, adaptive routing or parallel message transfer). Moreover, if you want to add DSPs or change the system configuration, you don't have to change your source code or redefine the system's communications links. Helios automatically redistributes the tasks to multiple DSPs and reroutes the communications channels.

Consider, for example, the addition of a DSP to a uniprocessor system running a program with two tasks. In the uniprocessor system, Helios might establish communications between the program's two tasks via a mailbox in local memory. When a second processor is added to the system, Helios can automatically move one of the tasks to the second processor.

If the two DSPs are linked via their parallel ports, Helios might also change the communications mechanism between the DSPs from a shared-memory mailbox to a FIFO-based, point-to-point parallel link. The designer simply tells Helios that a new DSP has been added and how it is connected. Based on that information, Helios automatically determines an optimal message-passing strategy and task distribution.

Shared-memory multiprocessing

Operating systems such as Helios are optimized for scheduling and routing applications that are developed for large numbers of interconnected point-to-point DSPs. For small numbers of DSPs executing out of shared memory, AT&T's VCOS (Visible Caching Operating System) offers an interesting approach.

VCOS, which was developed for multimedia applications, consists of two parts: a real-time multitasking kernel that runs on the DSP and an applications server known as VCAS (VCOS Application Server) that runs on the host computer. VCAS is responsible for scheduling and loading tasks from personal computer or DSP local memory onto AT&T's DSP3210.

VCOS provides interprocess synchronization primitives and manages the sequencing and execution of both real-time and non-real-time tasks in a time-sliced manner. Neither VCAS nor the VCOS kernel provides any specific multiprocessing capabilities. This capability is provided through a separate software component known as the VCOS Resource Manager (VRM), which maintains the information needed to perform task distribution and load balancing.

When a PC-resident application requires a DSP's services, it makes a function call to an Application Programming Interface (API), which asks the VRM for information about the function or task, such as the current system load and each task's compute requirements. The VRM, in turn, tells VCAS which DSPs are available and where the tasks can be loaded.

To boost performance and maximize bus bandwidth utilization, VCOS uses a technique known as visible caching. Visible caching lets you lock the instructions and data required for each processing frame (prior to the execution of the frame) in a cache on the DSP.

By caching this information, VCOS is able to ensure a 100-percent hit rate for each frame, minimizing external memory accesses. At the same time, moving data a block at a time rather than a sample at a time enables VCOS to minimize bus arbitration overhead and leverage high-speed memory access modes, such as page mode. Together, visible caching and block processing let VCOS greatly reduce the bus bandwidth required for each DSP. This, in turn, lets it efficiently support a greater number of DSP3210s in a shared-memory architecture.

A high-level approach to parallel programming

Development tools such as parallel-processing emulators, compilers, shared libraries, and operating systems provide software developers with a solid foundation for building parallel-processing applications. Increasingly, however, a new breed of even higher-level development tools is emerging that separates designers from the underlying details of the DSP hardware.

One example of such a tool is Comdisco's MultiProx, which supports both Motorola DSP96002- and TI TMS320C40-based multiprocessor platforms. Using MultiProx, you describe your applications by interconnecting blocks that represent functions such as FFTs, filters and I/O. You then draw bounding blocks around the portions of each diagram that you want implemented on a particular DSP. MultiProx, in turn, will automatically compile the block diagram and establish the communications mechanisms needed to execute the program on multiple DSPs.

Tools such as Comdisco's MultiProx are an important step in helping to insulate you from the details of the underlying DSP hardware. As multiprocessor configurations become more complex, high-level tools will be critical in making the raw MFlops inherent in big bunches of DSPs available to mainstream computer users.
We've just tested the performance of our new i960 CF processor.

Make no mistake. This is no middle-of-the-road processor. It's our new superscalar i960™ CF chip. And it delivers blistering speed to your high-end printing, imaging, communications and networking applications. Simply put, it outruns every 32-bit embedded processor on the market—and we have over 25 benchmarks to prove it.

You see, only our i960 RISC architecture brings superscalar processing with multiple operations per clock to embedded applications. Our new i960 CF processor is highly integrated with optimized data and instruction caches for throughput up to
twice that of our i960 CA chip. Which makes it the most advanced technology available for embedded applications.

If you’re already using our i960 CA processor, you can quickly shift up to higher performance with full code and pin compatibility. And, of course, we offer a comprehensive array of Solutions960 development tools to further speed up your design process.

So step on it. Call 800-548-4725 and ask for literature packet A9A50 for complete benchmarks. And learn what your applications can do with a faster engine.
ASICs & ASIC Design Tools

ASIC choices increase for mixed 3-V/5-V designs

Barbara Tuck, Senior Editor

Leading ASIC vendors have been preparing for the rush to notebook, palmtop, and pen-based computers by introducing low-voltage cell-based and gate array products. Among the latest to turn out 3-V libraries for portable and handheld computing systems is AT&T Microelectronics (Allentown, PA), whose 0.7-µm (0.6-µm L-effective) standard cell libraries let you mix and match 3-V and 5-V cells and macrocells on the same chip. While not as flexible as AT&T's offering, standard cell libraries from NCR Microelectronics Products (Fort Collins, CO) and new gate arrays from Atmel (Colorado Springs, CO) and Texas Instruments (Dallas, TX) also let you build mixed-voltage systems.

While designers are waiting for all the pieces to make systems that are exclusively 3-V, ASIC vendors have been offering chips for dual-voltage systems. Although low-voltage DRAMS, SRAMS, microprocessors, and logic devices are available, 3-V peripherals are hard to find. Before shrinking geometries to 0.5 µm—as Toshiba America Electronic Components (Irvine, CA) has done with its optimized-for-3-V TC180G gate arrays (two-input NAND gates with fanout of two), have a gate speed of just 210 ps—most ASIC vendors are delivering transitional solutions based on 5-V processes and characterized for operation at about 3 V.

Each standard cell in AT&T's new library has been completely characterized for delay behavior over a selected range of $V_{DD}$, input slew rates, temperature, process variations, and capacitive loads.

A drawback of this current low-voltage technology is lower performance for 3-V devices compared to 5 V. For AT&T's new 3-V, low-power LP600C CMOS standard-cell library elements, for example, the typical delay for a two-input NAND gate at 25°C with a fanout of two is 0.88 ns, while the same gate in the its 0.5-µm process to accommodate mixed-voltage I/Os.

Making the change

In the meantime, to achieve increased reliability and extended battery life, as well as to utilize the lower-cost plastic packaging made possible by the reduced power consumption of 3-V devices, system designers have had to make the transition from 5-V to 3-V systems. ASIC technologies such as AT&T's 0.7-µm libraries—characterized at 5 V as well as 2.7 to 3.6 V and supporting JEDEC 8.0 for CMOS, JEDEC 8.1 for TTL and the proposed JEDEC JC-16 for battery-operated systems—plus 3-V/5-V ASIC macrocells should, for the time being, help you build systems that have to operate for many hours on batteries. Kevin Kolwicz, department head of ASIC technology and libraries at AT&T Bell Laboratories, says that if you work with AT&T, you can easily mix 3- and 5-V cells and macrocells, minimizing power with 3-V elements while pushing the performance of critical paths as needed with 5-V elements.

"This offering dismantles the 'Berlin Wall' separating power-sensitive design from high-performance design," remarks Dan Di Leo, AT&T's ASIC marketing director. "You don't have to sacrifice performance at 3 V. Compact 0.6-µm circuitry is one reason. And where part of a circuit simply can't run fast enough at 3 V, you can put in 5-V cells."

Tools mix it up

What does all this mean for design tools which up until now have had the luxury of assuming a global power supply? To support 3-V/5-V systems, AT&T offers single-pass timing calculation for accurate simulation, translator cells for interfacing 3- and 5-V core logic blocks with 0 dc power to maximize battery lifetime, a family of 3- and 5-V I/O cells.
The LBP-NX Laser Beam Printer Engine packs 17 page-per-minute printing power into a compact desktop unit. With its impressive throughput, high-volume paper capacity and acclaimed Canon reliability, the LBP-NX is the solid choice for OEMs who demand uncompromising, heavy-duty performance for their customers.

The LBP-NX features versatile two-tray paper handling, job offset for multiple users, and optional duplex capability to meet the demands of today's business. Plus Canon's ultra-fine toner has a smaller particle size than conventional toners, producing exceptionally sharp text and graphics. Canon includes this new technology in the patented, user-replaceable EP-N cartridge which houses virtually all consumables.

Canon is seeking OEM partners with value-engineering and marketing insight. To see how Canon can give you a powerful edge, call 1-800-323-0766 and ask for the Canon OEM Laser Beam Printer Design Guide.
for interfacing with other devices, netlist audits for verifying connectivity between 3- and 5-V logic, and, most significantly, concurrent cell placement for 3- and 5-V logic during layout to minimize die area and routing parasitics. Synchronous and asynchronous SRAM compilers, a ROM compiler and a register-file compiler are available with the 0.7-µm libraries. And if you're working with AT&T's older 0.8-µm 900C CMOS standard-cell library (46 MHz at 3 V, 67 MHz at 5 V) and 0.9-µm BiCMOS HD750BC library (91 MHz at 3 V, 133 MHz at 5 V), you can mix 3- and 5-V cells as well as CMOS and BiCMOS on the same chip.

NCR, now part of the AT&T family, is also committed to supporting customers with mixed-voltage systems. NCR's first low-voltage library, the 0.95-µm (0.7-µm L-effective) VS700LV CMOS 3.3-V standard-cell library (the 3-V version of NCR's workhorse VS700H submicron library), has undergone an extensive specification process guaranteeing accurate functionality at 3.3 V, according to NCR. Careful characterization of each cell to determine its unique performance ensures that the ASIC and the system in which it resides will function exactly as specified. With the new library, you can mix 3- and 5-V I/Os to interface to a mixed-voltage system. You can't mix 5 V with 3 V in the core, however.

Michael W. Morrissey, vice-president of NCR, says, "The new 3-V library will provide a solution for developers who need low-voltage ASICs, especially those customers who already have 5-V ASICs in their systems and want to upgrade to 3 V or transition to a mix of 3- and 5-V chips. They will be able to migrate a design from the 5-V to the 3-V library very easily, with only reconfiguration to the low-voltage design requirements." If you're developing a new product, Morrissey says this library will help you get to market at less cost.

NCR's VS700LV library requires less than half the power required by its 5-V counterpart. If you need embedded RAM, NCR is offering a 3-V customer-configurable RAM and plans to add other macro functions to the library. The company has incorporated JEDEC Standard 8.0 for CMOS and 8.1 for TTL into the library specification process to ensure compatibility with standard devices being released for low-voltage products.

A balancing act
Atmel went through a fairly elaborate design process, according to John Ford, marketing manager for ASIC products, to balance the performance of 5- and 3-V library elements in its new 0.8-µm three-layer-metal ATL80 gate array family (11 arrays with routable gate counts to 180,000 gates and up to 490 pins). A two-input NAND gate with a fanout of two, at 25°C and 5 V, has a 200-ps gate delay; at 3 V, that delay goes up to only 270 ps. "Three-volt technology can't have a huge sacrifice associated with it," says Ford. "It's got to be optimized enough that it will be an attractive option." The ATL80 family library is specified from 5.5 to 3 V, and the devices will operate down to 2.4 V. Some I/O can operate at 3 V, some at 5 V, and the core at either 3 V or 5 V.

TI has developed a CMOS base cell to improve the low-voltage performance of its new 0.8-µm CMOS 3-V TGC1000LV gate arrays. The enhanced base cell gives reliable performance in high-speed, high-density memory structures and in low-power logic gates when operated from supplies as low as 2.7 V, according to TI. "The conventional base cell does not provide effective memory density, reliable memory

Where do the low-voltage standards stand?

Three separate task groups of the JEDEC JC-16 Committee on Low Voltage and Interface are currently at work.

The task group addressing a 3.3-V unregulated standard reports that a ballot to establish the supply voltage operating range as 2.6 V to 3.6 V recently failed. The task group agreed to letter ballot an alternate proposal—2.7 V to 3.6 V.

The task group working on a 2.5-V standard has agreed to letter ballot a proposal for setting the supply voltage range to 2.5 V ±0.2 V. A proposal to set the supply voltage range in unregulated applications to 2.0 V to 3.3 V has recently failed passage via a committee letter ballot. An alternate proposal of 1.8 V to 2.7 V has been suggested.

The task group assigned to the revision of Standard 8.1 for LVTTL has had its work presented and approved for submission to the JEDEC Council with minor edits.
Is CodeTAP® the ultimate tool for the software engineer’s environment?

You be the judge.

We took the most powerful and popular in-circuit features of an emulator.

Then we designed them into a source-level debugging tool small enough to fit in the palm of your hand and between the tightest circuit boards.

What emerged was an entirely new class of personal debugging tools we call CodeTAP (Target Access Probe). Along with our emulators, CodeTAP is an important part of our integrated 16- and 32-bit development solutions. At a very attractive price.

But despite its small size, CodeTAP is powerful enough to access to your target hardware in real-time. And fast enough to keep up with the full bandwidth of today’s microprocessors.

CodeTAP lets you do it all right at your desk. So you can get more work done and keep control of your development schedule.

And you won’t have to interrupt your work for the next engineer in line.

To see how ideally CodeTAP fits your environment, call us and we’ll give you a demonstration at your own desk. Call 1-800-642-6139 (in Washington, call 206-861-8306).

And judge for yourself.

Applied Microsystems Corporation
Where it all comes together.
functionality or reasonable memory performance when powered by low-voltage supplies," explains ASIC marketing manager Dave Berrill. "The new base cell is the most efficient yet reported when it comes to implementing memory." Metalized single-port SRAMs use only one base cell per bit. TI's CMOS base cell is useful in systems based on the JEDEC 3.3-V, ±10 percent, regulated voltage standard and the proposed JEDEC JC-16 for battery-operated systems, as well as the 5-V, ±10 percent supply of standard applications.

The TGC1000LV and the TGC1000 series of gate arrays, which support 5-V operation if higher performance is required, include 12 base arrays with up to 455,000 gates and 70 percent utilization. The TGC1000LV provides a direct interface to both 3-V and 5-V systems. The products support mixed 3-V and 5-V systems architecturally through separate output I/Os and specialized library macros. The macros will accept 5-V input signals when a device is powered by 3-V.

Like AT&T, TI is offering complementary CMOS and BiCMOS products. The new CMOS arrays and TI's BiCMOS TGB1000 arrays share common CAD tools, design flows and libraries. The low-voltage arrays are also supported by the Synopsys Test Compiler. Memory and datapath compilers are available.

Among other low-voltage submicron ASICs on the market are the LSI Logic (Milpitas, CA) 0.6-µm CMOS 300K family of gate arrays, cell-based and embedded arrays with libraries characterized at 3-V, 3.3-V and 5-V. For 3-V operation in consumer applications, power dissipation for 300K devices is 0.4 µW/gate/MHz, datapath average, and 1.1 µW/gate/MHz, random logic average. LSI Logic's 0.5-µm 500K ASIC family at 2.7-V, 3-V and 3.3-V is scheduled for release in late 1993.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

AT&T Microelectronics
(800) 372-2447 Circle 256

Atmel
(719) 576-3300 Circle 257

LSI Logic
(408) 453-8000 Circle 258

NCR Microelectronic Products
(303) 226-9500 Circle 259

SGS-Thomson Microelectronics
(214) 466-7346 Circle 260

Texas Instruments
(800) 336-5236, ext. 700 Circle 261

Toshiba America Electronic Components
(714) 455-2000 Circle 262
Use our low power, low voltage memory and buy more time.

If you design battery operated systems such as laptop and notebook computers, Micron's low power, low voltage memory components can buy you more time.

Micron's extensive line of leading edge, low power, low voltage DRAMs and SRAMs are designed to give you optimum 3.3 volt operation in battery powered systems, extending battery life and system operating time. Since the parts run cooler, they also increase system reliability. And we offer the latest packaging technologies such as TSOP and PQFP.

So call Micron today at 208-368-3900. And find out how to buy more time.

Micron. Technology that works for you.

---

<table>
<thead>
<tr>
<th>Part Number</th>
<th>Memory Configuration</th>
<th>Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.3 Volt, Low Power, Extended Refresh DRAMs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MT4C4000IJVL</td>
<td>1 Meg x 4</td>
<td>3Q92</td>
</tr>
<tr>
<td>MT4C4001I3</td>
<td>1 Meg x 4</td>
<td>4Q92</td>
</tr>
<tr>
<td>MT4C4001L</td>
<td>1 Meg x 4</td>
<td>4Q92</td>
</tr>
<tr>
<td>MT4C4250VL</td>
<td>256 x 4</td>
<td>Now</td>
</tr>
<tr>
<td>5 Volt, Low Power, Extended Refresh DRAMs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MT4C1001L</td>
<td>4 Meg x 1</td>
<td>Now</td>
</tr>
<tr>
<td>MT4C4001JL</td>
<td>1 Meg x 4</td>
<td>Now</td>
</tr>
<tr>
<td>MT4C4051JL</td>
<td>512 x 8</td>
<td>3Q92</td>
</tr>
<tr>
<td>MT4C4256L</td>
<td>256 x 16 DW</td>
<td>3Q92</td>
</tr>
<tr>
<td>MT4C4257L</td>
<td>256 x 16 DC</td>
<td>3Q92</td>
</tr>
<tr>
<td>MT4C4258L</td>
<td>1 Meg x 1</td>
<td>Now</td>
</tr>
<tr>
<td>MT4C4255L</td>
<td>256 x 4</td>
<td>Now</td>
</tr>
<tr>
<td>MT4C1664L</td>
<td>64K x 16 FPM</td>
<td>Now</td>
</tr>
<tr>
<td>MT4C1670L</td>
<td>64K x 16 SC</td>
<td>Now</td>
</tr>
</tbody>
</table>

*Self Refresh 1DW - Dual Write Enable 2DC - Dual CAS 3FPM - Fast Page Mode 4SC - Static Column 5OE - Output Enable

---

© 1992 Micron Technology, Inc.
2805 E. Columbia Rd., Boise, ID 83706 (208) 368-3900
Customer Comment Lines: U.S. 800-932-4992; Intl: 01-208-368-3410
CIRCLE NO. 21
PCI promises solution to local-bus bottleneck

Warren Andrews, Senior Editor

The demand for graphical user interfaces (GUIs) and other high-bandwidth peripheral functions in PCs has reached a point where traditional EISA, ISA and MCA buses can no longer keep up with the I/O requirements.

In an effort to keep up, designers are interfacing peripherals directly to the processor bus. This solution, however, often proves awkward and requires a lot of glue logic to adapt the bus to peripheral functions. In addition, peripherals can bog down the processor bus with I/O traffic when it should be handling processing-related tasks. To further complicate matters, processor buses tend to change with different generations of processors, making such approaches a temporary solution as well as a bottleneck in the design process.

There have been attempts at a better solution. The most notable comes from the Video Graphics Standard Association (VGSA—San Jose, CA), which has its VL local bus now in the final stages of development. A new local-bus specification from Intel (Santa Clara, CA), dubbed PCI (Peripheral Component Interconnect), is also emerging and will be directly competitive with VL.

Going its own way

Intel was an early member of the VGSA group, but departed early to pursue its own ideas. The company now claims support from almost 40 major players, including Compaq, Dell, Digital, Hewlett-Packard, IBM, Microsoft, National Semiconductor, NCR, Siemens Nixdorf, Texas Instruments, and VLSI Technologies. This could set the stage for conflict, but much depends on the actual level of commitment from those in the Intel camp.

The proposed PCI specification defines a processor-independent, multiplexed, 80486-like data and address bus complete with enhancements for PC features. The multiplexed approach keeps pin count to a minimum to conserve board space and limit design complexity. It provides a peak bandwidth of 132 Mbytes/s, using 32-bit address and data lines. The bandwidth can be doubled by increasing the datapath to 64 bits. PCI also provides low latency—60-ns write access latency to slave registers from a master parked on bus—for I/O devices and networks and includes parallel bus arbitration, allowing for multiple bus masters with peer-to-peer access.

Processor and memory technologies have outstripped the capabilities of traditional buses, leaving designers to fend for themselves in providing high-performance graphics, LANs and I/O on PC motherboards.

PCI promises solution to local-bus bottleneck

PCI system block diagram

Intel's PCI specification calls for a high-speed motherboard peripheral bus to handle high-performance graphics as well as more demanding I/O. With a peak bandwidth of 132 Mbytes/s, PCI achieves the level of performance required for the latest megapixel approaches without interfering with the host CPU/memory bus.

boards with custom interfaces. PCI was designed to provide a standard electrical interface and a set of rules for adding low-cost peripheral ICs directly to a PC motherboard without the need for complex glue logic. In addition, the approach insulates designers from the continual changes in processor and memory technologies and architectures by providing a standard interface.

Intel's developers, however, stress that PCI is not a mechanical, a power, a connector, or a loading specification, even though some maximum guidelines are offered. The specification also doesn't give a single frequency for a bus clock, nor does it specify the arrangement of bus loads, nor does it consider layout issues. The disclaimer is to let designers know that PCI is not intended as a multiprocessor or general-purpose expansion bus, although it can be used with connectors for adding features.

What PCI defines is a pin-level interface that's intended to connect...
"Why can't I get a full Mil-Spec, conduction-cooled VME board with advanced commercial functionality?"

"You can! From Radstone."

Leave it to Radstone to combine the enormous processing power of the 68040 microprocessor with full Mil-Spec reliability on a single VME board. With the CPU-40, Radstone brings the high performance, functionality and flexibility previously available only in advanced commercial VME processor boards to high-rel NDI Mil-Spec applications.

**Powerful, Flexible, Expandable**
This high speed, single-board computer has features like a 25 MHz 68040 microprocessor, SCSI and Ethernet ports, up to 8 Mbytes of dual-ported RAM, up to 4 Mbytes of 32-bit wide Flash EPROM and much more. It also boasts the first Military Expansion Bus for other functions like MIL-STD-1553B, serial/parallel I/O, VSB or customer-specific functions.

And that's not all. The CPU-40 is available in conduction- and air-cooled full Mil-Spec or ruggedized models, and software development models. All five models are 100% software compatible to meet all your applications precisely.

**Ultimate Boards/Total Systems**
And there's even more in the Radstone arsenal. Full Mil-Spec, ruggedized and development boards for graphics, intelligent I/O, memory...plus ATR chassis, rugged enclosures and software support. A total embedded systems capability.

When you need the high performance and functionality of commercial boards...with full military reliability...at an off-the-shelf price...call Radstone. We invented Mil-Spec VME...and we're continually perfecting it.

Radstone Technology Corporation
20 Craig Road, Montvale, NJ 07645-1737
Call Toll-Free: (800) 368-2738
Eastern Region: (201) 391-2700
Central Region: (708) 304-0202
Western Region: (408) 727-4795

See us at Buscon/East-92 Booth #509

CIRCLE NO. 22
the performance goal of 33-MHz operation.

**Forces driving PCI**

Graphics was one of the computing areas driving the new interconnect standard, and PCI handles graphic functions at its peak bandwidth of 132 Mbytes/s. Expansion of the data bus to 64 bits is included to permit even faster transfers. For multimedia functions, the specification lets peripheral devices operate concurrently with CPU/memory operation, while still addressing the arbitration requirements of a multiple-master environment.

For network and disk I/O devices, PCI provides low latency and lets the system offer a guaranteed minimum bandwidth. It also features programmable-burst-size bus arbitration for single accesses, resource locks and support for look-ahead arbitration. In addition, PCI offers synchronous operation at up to 33 MHz, and is designed to be compatible with standard ASIC processes, separate configuration space and support for soft configuration, soft address mapping and three-party DMA.

**Covering all the bases**

The PCI specification is an inclusive document covering all aspects of what a peripheral bus should do—and then some. In addition to the regular bus transfer, control and arbitration functions, it deals with such features as parity, exclusive access, message passing, and other special bus extensions. It also includes options for other features. The specification, for example, covers support for cache, since entry-level or laptop systems may include part or all of the system memory and cache on PCI.

The caching support for shared memory is implemented by two optional pins, which transfer cache status information between the bridge/cache and the target of the memory request. The bridge/cache snoops all memory accesses on PCI and determines what response is required by the target to ensure system memory coherency. To avoid snooping overload, the bridge may be programmed to signal a “clean snoop” immediately on frequently accessed address ranges which are configured as non-cacheable.

Overall, PCI is a complex specification, and it will probably require significant support if it’s to achieve the universal acceptance Intel hopes for. It’s this same complexity, however, that makes it so appealing to so many players.

First, it provides the kind of performance needed for megapixel graphics systems and other high-speed I/O subsystems. Second, it takes a major load off designers by taking the processor/memory bus out of the I/O interface picture. Since PCI is processor-independent, processor buses and attendant
The Most Difficult Step In Making Your 386 PC A Real-Time Machine.

By simply inserting this diskette into your PC, you turn your 386 into one of the most powerful real-time development and application platforms available to engineers. OS-9000 makes it that easy! That's because OS-9000's powerful real-time features turn your 386/PC into a real-time machine. And that means real time in no time for you.

CRITICAL FEATURES CHECKLIST

- Compact (53K), fully ROMable, multi-tasking, pre-emptive real-time kernel
- Uses UNIX process and I/O models
- Complete UNIX and resident development environments
- Optimizing ANSI C compiler, assembler/linker/source level debugger
- Run DOS applications under OS-9000
- Robust I/O (hard and flexible disk, tape, SCSI Common Command Set, support for PC-DOS format disks)
- Industry-standard networking (optional)
  - Ethernet (IEEE 802.3)
  - NFS Version 2 (client/server)
- Powerful graphics support (optional)
  - X Window System V11R4 running on VGA hardware (client/server)
  - OSF/Motif Version 1.1.1 running on VGA hardware (client/server)
  - RAVE for real-time graphics and multimedia

Get All The Answers.

Still have questions? Call our toll-free number to receive your free copy of Questions & Answers for Serious 386/PC Users to find out how you can have real time in no time. Or call Microware to order your complete “plug-and-play” OS-9000/386 package for only $995.

Call Microware Today!
1-800-475-9000

In California, call (408) 980-0201

MORE CHOICES • MORE OPTIONS • TOTAL SUPPORT

CIRCLE NO. 24
memory architectures can continue to be the family jewels of high-performance design without having any interference from I/O interfaces.

Another major benefit of the approach is that it extends the life of many peripheral chips and chip sets, because they now will share a standard interface with the processor bus on one hand and the I/O bus on the other, without having to change with each new generation. This actually extends the life of a design in industrial or longer-lived implementations, as well as saving precious design time in upgrading to next-generation processors in such applications.

The other edge
But Intel’s PCI may prove to be a two-edged sword. While its complexity and performance are the very features that make it attractive, they also increase design and layout difficulties. Intel suggests that “system designers will provide their own proprietary solutions in these areas. It is possible that such solutions may become standardized to some extent.” This obviously leaves the door open to possible suggested or recommended practices covering a variety of potential problems.

Another potential problem is what Intel refers to as a “bridge,” which sounds a lot like a bus controller. Such a bridge (or bus controller chip, chip set, board, or module) performs many functions, including acting as a buffer between the CPU and PCI buses while maintaining the PCI bus in sync with the processor. It must also handle bus arbitration and some level of cache coherency between buffers on the peripheral bus and those in the rest of the system and between memory and caches on the PCI bus itself.

VGSA’s VL bus, by comparison, is relatively simple and can be manufactured now with existing silicon and no change to current peripheral chips. But it only supports a limited number of peripheral devices—four or five compared with the nine of PCI—and doesn’t offer the flexibility or performance of the Intel offering. The differences between the two approaches, however, are sufficiently great that there probably won’t really be any showdown between them. VGSA’s approach will serve the short-term needs of system vendors until the silicon required for PCI matures. Then, it’s expected that PCI will step in and take its place among many other significant computer standards to emerge during this decade.
Pick up the number one real-time operating system.

And run with it.

In today's competitive market, it's important to run with the best. And when it comes to real time, the iRMX® operating system is the clear favorite.

You see, iRMX has a 13-year track record for proven reliability. In fact, only DOS runs on more X86 systems. Now, iRMX for Windows provides the first real-time operating system with guaranteed response time that runs DOS and standard-mode Windows on the i386™ and i486™ architecture. That's right, true real time on a PC!

iRMX for Windows brings more than just affordable hardware to real time. It also gives you a head start on development with access to the huge installed base of DOS applications and tools. In fact, you even have the option to run Windows† (including Windows 3.1).

So take the first step, call (800) GET-iRMX (800-438-4769) and ask for Lit. Pack. #2B. And start running real time with your favorite DOS and Windows software.

*Outside the U.S.A and Canada, FAX (503) 696-4633. © 1992 Intel Corporation. iRMX is a registered trademark and i386 and i486 are trademarks of Intel Corporation.
†iRMX runs on IBM and Compaq compatible i386 and i486 based PCs. ††All other products shown or mentioned are trademarks or registered trademarks of their respective owners.
Ring datapath speeds 200-Mbyte/s transfers

Tom Williams, Senior Editor

Over the last decade, "processors, memory and disks have all increased in speed and capacity by one to three orders of magnitude," notes Paul Sweazey, "Ring-leader" of the advanced technology group for Apple Computer (Cupertino, CA). What hasn't advanced is modularity, he adds. "It's not that modular isn't still good; it's that modular doesn't work because the performance of the bus connecting the modules didn't scale with everything else."

Of course, very expensive systems do implement high-speed internal datapaths. The trick is to do it cheaply. Now Apple, working with National Semiconductor (Santa Clara, CA), along with cable and connector manufacturer Beta Phase (Menlo Park, CA), has developed a cost-effective, point-to-point connection technology that can move data among boards in a system at 200 Mbytes/s. Apple's QuickRing technology will be held by the company for about six months, but then the chips and connector technology will become generally available to system designers for use in personal computers, workstations and other systems where high-speed transfer of large amounts of data is needed.

One application envisioned initially by Apple is for use in multimedia graphics and video. The data rate would make possible full-motion color image processing and animation in real time.

Take a cable...

QuickRing is based on a cable and connector technology developed by Beta Phase, and on a switching chip developed by National. As implemented by Apple, QuickRing requires a slight design modification—a notching—in the top of a NuBus board to accommodate the cable connector and on-board connector traces. Beta Phase, which designed the internal cabling and connectors...
Your application is first in line with the MVC 16-line Async Commux. It's got processing capacity to spare, thanks to a 16 MIPS RISC, so system power goes to your users—not I/O.

Character processing and buffering is managed on-board by our RISC, so driver calls and host overhead are kept to a minimum. All 16 lines can operate at 38.4 Kbaud. That's over 61,000 characters per second throughput, double the rate of other VMEBus async controllers.

The MVC's advanced features benefit both the integrator and programmer. Port and VMEbus parameters are soft-configured and set line-by-line. Modem control is standard. Full software support is also included, along with diagnostics and a Streams driver.

Advanced memory architecture and high-speed buffering eliminate overruns and port domination. Memory is expandable from 128KB to 1MB, so the MVC handles today's requirements and future application needs.

With over 11 years experience producing advanced storage, communications and memory products, Macrolink delivers the powerful and flexible MVC in 8 and 16 line configurations. Call us today. We won't keep you waiting.

Macrolink Inc.,
1500 North Kellogg Drive,
Anaheim, California 92807.
Phone (714) 777-8800,
FAX (714) 777-8807.

Macrolink inc.

CIRCLE NO. 26
high-performance bus products, Phil Hughes, "that QuickRing is not a control bus; it's a data pipe." As such it isn't intended for random access of data in memory. Each transmitter sees the nodes farther along the path as logical FIFOs, and data moves in one direction around the ring. The backplane bus is still used for loading control programs, setting registers and randomly accessed data. "Theoretically," Hughes notes, "you could hook QuickRing into the CPU memory bus via a DMA bridge."

**Beyond 200 Mbytes/s**

Both National's Hughes and Apple's Sweazey point out that the 200-MHz bandwidth is the maximum data rate between any two segments. By pipelining and overlapping data transfers, it's possible to obtain a higher overall system data throughput than 200 Mbytes/s. For example, if in a four-node system there was a transfer at 80 Mbytes/s between nodes A and B, and at the same time an 80-Mbyte/s transfer between nodes A and C, the total bandwidth load between A and B would be 160 Mbytes/s. If there were also an 80-Mbyte/s transfer between B and C (160 Mbytes/s total), the overall system throughput would be 320 Mbytes/s.

The overlap of data transfers takes place in the time domain up to the full bandwidth limit of any segment path involved. The current implementation of QuickRing allows up to 16 nodes. The chips are designed for a maximum efficient packet size to be put onto the ring. When bandwidth is available, the chip will put on an amount of data up to the maximum packet size. Packets have headers to identify the destination node. The chips are responsible for putting data on the ring and seeing to it that it comes off in the proper order. The programmer, then, can deal with simple transfer commands and can concentrate on processing the data once it's arrived, as well as sending it on when it's ready.

There are, of course, trade-offs in using this method versus a backplane bus. One of these trade-offs is latency. Although the ring is very fast, you're dealing with a round-trip scenario, so the maximum latency to get at data is the longest distance around the ring—less than 1 μs per block. On the other hand, the latency is predictable. You don't have to worry about bus contention and handshaking. A backplane bus becomes less efficient as it reaches saturation, while the ring becomes more efficient because there's little or no overhead to the data transfer.

**More needed from interconnects**

Both Beta Phase's Byer and National's Hughes agree that the microstrip geometry of the cable and connector technology could have far greater applicability. "There's a growing disparity between density and signal speed available from ICs and what's available through standard connector technology," Byer says. Witness the trend toward building processors with internal and external clocks, so they can process data more quickly internally and still transfer it via circuit boards. Microstrip connectors could conceivably be routed along critical high-speed datapaths on circuit boards.

In addition to the interboard version of QuickRing, Apple is looking to Beta Phase for a longer cabling technology—on the order of one meter—that would allow interconnection between two or three systems located very close together.

According to Hughes, National plans to be delivering QuickRing chips to Apple developers by the first quarter of 1993. He adds that the first QuickRing products would appear on the market by mid-year. National will be free to release the chip to the general market by the fourth quarter of 1993.

Beta Phase's Byer notes that the connector and cable technology isn't proprietary to Apple. His company, however, is committed—along with its partner, Molex (Lisle, IL)—to supply Apple's needs first through the initial period.

---

**QuickRing block diagram**

QuickRing is designed to work in a system that also incorporates a backplane bus. The high-speed datapath handles large, fast data transfers among modular boards, while the backplane bus serves for instructions and control. A DMA bridge to the main CPU memory bus could also be included.

---

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

<table>
<thead>
<tr>
<th>Apple Computer</th>
<th>(408) 996-1010</th>
<th>Circle 250</th>
</tr>
</thead>
<tbody>
<tr>
<td>Beta Phase</td>
<td>(415) 853-3800</td>
<td>Circle 251</td>
</tr>
<tr>
<td>Molex</td>
<td>(708) 969-4550</td>
<td>Circle 252</td>
</tr>
<tr>
<td>National Semiconductor</td>
<td>(408) 721-5000</td>
<td>Circle 253</td>
</tr>
</tbody>
</table>
Think Low Power.

2.4µW/MHz/gate

Think Mitsubishi Gate Arrays.

Whether you're designing your next gate array, or your first, you've got to think about system power requirements. Your very next thought should be: Mitsubishi Gate Arrays.

Our 0.8µm arrays give you four speed/power options to control total chip power consumption. Four transistor sizes within each macro allow optimization for either high speed or low power. The result is power dissipation as low as 2.4µW/MHz/gate, at 5V. And, with Mitsubishi's 3V library, you can achieve even lower power dissipation. You can switch more nodes in the array, control the power and still use lower-cost, plastic packaging.

Add to all of this 400,000 gates, 512 I/Os, and Mitsubishi's exclusive µPitch TAB™ packaging with pin counts as high as 576.

We also offer design kits for industry's most popular workstations, from logic synthesis, to simulation, to automatic test pattern generation (ATPG). So you can design on your own workstation or ours.

With both local design support and the global resources of a stable, well-capitalized company, Mitsubishi is one of the world's top 10 semiconductor suppliers. We've been in the ASIC business for over 15 years and we're continuing to invest in technologies for the next decade.

When you think gate arrays, think low power. Then think Mitsubishi. You'll be glad you did. Phone (408) 730-5900, ext. 2106.
PCB routers keep up with tougher design constraints

Mike Donlin, Senior Editor

In this screen shot of the Dazix auto-interactive router in action, the dotted green line shows a trace routing path passing over trace obstructions (red lines) with a yellow dot where the system would place a via. The yellow dotted line indicates the remainder of the path to be connected. This information lets you make informed choices for manual routing of problem traces.

In the complex realm of PCB design, the debate about which is better, engineer or autorouter, has been going on for at least 20 years. EDA vendors have long held that using the power of the computer to lay traces on a board is worth the cost of the tool, while many board designers claim that automatic tools are inefficient and can increase the price of a board.

"There are a lot of technology advances that are making autorouters a necessity," says Keith Felton, senior product manager in the CAD group at Racal-Redac (Mahwah, NJ). "High-speed signal integrity control, advances in packaging and shorter time allowances for engineering changes are all making the task of routing a board increasingly difficult. An auto-interactive router is the best tool to meet these challenges, because it combines the computer's ability to keep track of design rules with the engineer's expertise to produce an efficient, manufacturable PCB."

Finding the right angle

Racal-Redac's latest entry in the router arena is a graphical, auto-interactive router built around the architecture of its gridless Bloodhound autorouter. The new release, 3.0, features angle-free routing and graphical min/max delay constraints routing with real-time analysis capabilities. "There's a trend toward using new packaging techniques, such as offset pin layout, to reduce device size and maximize lead-outs," Felton explains. "The increased use of ASICs, FPGAs and PALs has caused a dramatic increase in device pin counts. This, coupled with the physical compaction of systems on boards, has led to a huge rise in data I/O channels and the need to accommodate these I/Os in connectors of ever decreasing size. To achieve this density, an offset pin layout technique is often used for board layer minimization, but it means that traditional orthogonal routing is no longer practical."

According to Racal-Redac, most routers have gotten by with a 45° routing capability, but today's latest devices need 30°, 60° or even angle-free routing features. To meet the needs of PCB designs with advanced device packages, Racal-Redac's router will automatically switch to angle-free routing mode whenever required.

As impressive as such router features are, designers are still reluctant to turn routing completely over to a computer. Interactivity, therefore, is essential, and most EDA vendors provide some level of editing capability in their routers. Racal-Redac's router provides this interactivity, while keeping design rules firmly in the design. Its Route Editor provides min/max delay constraints routing while you edit the route. This feature immediately identifies critical signals that have propagation delay constraints and lets you visualize the boundaries of the constraints with a pair of octagons. To obey the constraints, you have to construct a route within the boundaries of the largest octagon, but outside the boundaries of the smaller octagon. The display shows you the required target constraint values and the router's current value status.

Reconciling differences

Because interactivity is high on the wish list of so many designers, it seems an obvious feature for EDA vendors to provide. Unfortunately, it's a feature that's easier described than provided. "Most routers that have editing capabilities use separate algorithms for the automatic batch routing and the interactive editing portions of the software," says Walter Katz, director of advanced routing at Dazix (Huntsville, AL). "This limits the interactive capabilities rather severely. If you want to stitch in a path, for instance, you have to specify all the vertices along the way, which can be time-consuming. Even then the router might not have the push-and-shove or rip-up-and-try features that the batch router would have, so the trace might meander around the board."
You Can Try Building Your Own Real-Time Operating System,

Building your own operating system for a real-time application can cost you up to a year in expensive programming time. And lost business opportunities. In a fast-moving market, it simply doesn't make sense to build. Not when VxWorks* from Wind River Systems lets you move right in.

VxWorks gives you all the components and tools you need to start developing applications immediately. Which cuts your costs dramatically. And because VxWorks offers a more full-featured development platform than any other off-the-shelf operating system, it gets your product to market faster. It's the one true turn-key solution, fully compatible with industry standards right out of the box.

Wind River Systems pioneered off-the-shelf high-speed UNIX® networking for real-time applications. And VxWorks still leads with the most complete, robust networking available. The lean, efficient wind™ kernel gives it unsurpassed multitasking speed and functionality.

So before you invest the time and money trying to build your own real-time operating system from the ground up, find out more about VxWorks. And feel right at home from day one.

1-800-677-1586.

Or You Can Feel Right At Home With VxWorks.

Or You Can Feel Right At Home With VxWorks.

Wind River Systems pioneered off-the-shelf high-speed UNIX® networking for real-time applications. And VxWorks still leads with the most complete, robust networking available. The lean, efficient wind™ kernel gives it unsurpassed multitasking speed and functionality.

So before you invest the time and money trying to build your own real-time operating system from the ground up, find out more about VxWorks. And feel right at home from day one.

1-800-677-1586.
Integrating the autorouter with the editor is difficult because the batch router’s algorithms are usually an established product in an EDA vendor’s suite. “Trying to tie a new algorithm, such as one for interactive capabilities, into a router that’s been around for a while takes quite a bit of expertise,” Katz points out. “And if you’re a tool vendor who wants to unveil interactive features in a timely fashion, you’re probably going to find it easier to just write a separate algorithm.”

The Dazix auto-interactive router lets you route by component, window, net, or “from-to” points. High-speed design rules are automatically obeyed by the tool when routing nets with scheduling, min/max trace length and matched length requirements, as well as differential pair constraints and stub length controls.

**Avoiding gridlock**

Although the Dazix router is targeted at complex, high-speed PCB designs, its competitors point out that, because the Dazix tool is built on a grid, it will take an inordinate amount of memory to handle the numerous traces and pads of a complex PCB. Though innovative grid-handling techniques let gridded routers such as the Dazix tool work with mixed-technology PCBs, some vendors claim that only a truly gridless router has the flexibility and memory efficiency to handle complex, fine-pitch architectures.

“True gridless routing requires less memory because it doesn’t use as many reference points to place a trace,” says Shelley Boose, director of marketing at Cooper and Chyan Technologies (Cupertino, CA). “Our router uses a shape-based approach which looks at a line across the screen as a rectangle that’s so many millimeters wide by so many millimeters long. While a gridded router sees hundreds of points on a line, we treat it as one shape. The advantage of this approach is that it provides the flexibility to deal with mixed-trace pin spacings, while using far less memory than gridded routers do.”

Cooper and Chyan’s newest router, the Spectra SP50, features table-driven crosstalk control, automatic balanced-pair routing and length-controlled routing—capabilities designed for high-speed PCB design. According to Boose, “Sensitive nets requiring ground shields are normally manually routed to specific requirements and then fixed in place before any routing is attempted. These fixed nets become barriers during autorouting. In contrast, the SP50 uses a technique that autoroutes the net and the guard traces at the same time, while letting you define special clearance requirements for the shielded nets. This approach lets boards with shielded net requirements be completely autorouted.”

**Avoiding noise**

In a further bow to the needs of designers of high-speed PCBs, Cooper and Chyan has teamed up with Quad Design Technology (Camarillo, CA) to link the SP50 router with Quad Design’s XTK crosstalk analysis tools. Using this technology, crosstalk prevention is a three-step process. Before layout, you use the XTK toolset to determine the coupled noise characteristics of the circuit. This step is accomplished using small sample circuits on a test board along with the electrical characteristics needed by XTK to perform analysis. The resulting data is used to develop a table of length-vs-gap rules utilized by the SP50 to control parallelism.

After developing the rules, you autoroute the circuit with the SP50, which can follow the tabular parallelism rules. Once autorouting is completed, use the XTK tools to take measurements of crosstalk in the finished circuit. This final check assures you that the model used by the router agrees with the electrical analysis provided by XTK. If discrepancies are found, you can change the route with the interactive editor.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

<table>
<thead>
<tr>
<th>Company</th>
<th>Number</th>
<th>Circle</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cooper &amp; Chyan Technologies</td>
<td>(408) 366-6966</td>
<td>244</td>
</tr>
<tr>
<td>Dazix</td>
<td>(205) 730-2000</td>
<td>245</td>
</tr>
<tr>
<td>Quad Design Technology</td>
<td>(805) 588-2700</td>
<td>246</td>
</tr>
<tr>
<td>Racal-Redac</td>
<td>(201) 848-8000</td>
<td>247</td>
</tr>
</tbody>
</table>
The Complete OS-9 System

SYSTEM 32 combines Ironics’ proven hardware, Microware’s tried and true OS-9™ Professional, with refinements that make SYSTEM 32 a product—not a project!

Power Tools — full ANSI C compiler and source debugger, UNIX “look-and-feel” libraries, and online tutorials get you up and running—fast!

ICEBOX™ System Case — the best VME enclosure in the world, optimized for accessibility, power, and cooling.

“Can Do” CPU— our 25MHz, 4MB 68030 host CPU gives you 4 Serial Ports, 1 Centronics/Parallel Port, 68882 FPP support, and onboard SCSI and VSB interfaces—standard!

Add Ethernet, X-Windows, or Both — our industry standard networking and user-interface connections put the world at your fingertips.

Bolt-On Imaging and Graphics Capabilities — grab, transport, store, pre-process, retrieve, and display images with bundles like Instant Replay.

MultiProcessing, Ready When You Are — no one knows MultiProcessing engines and software like Ironics. From a single CPU to a rack full of ‘040’s, SYSTEM 32 answers your need for speed.

Custom Systems, To Go — if your system needs are out of the ordinary, you’ve come to the right place! Ironics’ veteran System Integration Group can handle anything from mild to major customs.

Call our VME Product Hotline Today. 1-800-334-4812
Tools help move applications between different GUIs

Tom Williams, Senior Editor

With the proliferation of graphical user interfaces (GUIs) for many different platforms and operating systems, it would be easy to despair of solving the problem of porting applications. As it turns out, the application programming interfaces (APIs) of GUIs tie them very closely to the display functions of the system, as well as to almost all the other OS services. Since the application gets to all the system services via the API, it should be possible to move applications among well-behaved GUIs via their supposedly stable APIs.

Of course, nothing is ever quite as simple as it sounds, since different GUIs have different capabilities, looks and feels. But because today's GUIs are well-defined, vendors of application porting utilities are finding ways to move almost the full capability of an application developed on one platform, OS or GUI to another.

Two approaches

Two approaches to the problem are presented by Bristol Technology (Ridgefield, CT) and XVT Software (Boulder, CO), each solution appealing to a different class of software developer. Bristol's approach takes the application calls to the Microsoft (MS) Windows API and translates them into calls to the OSF Motif flavor of X Windows/Unix. XVT, on the other hand, provides an API at a more abstract level. The developer writes code that can later be linked to facilities letting it run under six different APIs, including those for Macintosh, Open Look, OS-2, OSF Motif, and Windows.

A system using the OSF Motif flavor of X Windows has a layered API in which the application makes calls to different levels for different services. Window management calls go to the Motif and Xtool layers, while display functions use the Xlib library of graphics primitives. System services such as file I/O call the Libc client library layer, which interfaces to Unix.

In MS Windows, on the other hand, the application calls a single Windows API, which provides all window management and graphical device services and routes calls for file I/O into the underlying DOS level. The MS Windows API also provides OS services not available from DOS, such as memory management and task switching, as well as advanced intertask communications such as dynamic data exchange (DDE) and object linking and embedding (OLE).

Bristol's Wind/U library consists of window manager functions, graphical device interface (GDI) functions and system services functions. When the MS Windows application is recompiled and linked with the Wind/U library, the latter maps MS Windows function calls to the equivalent Motif and X Windows calls.

Windows vs. Motif

According to Ken Blackwell, Bristol's chief technical officer, there's a disparity between the functionality of MS Windows and Motif. "In GUI respects," he says, "MS Windows has much more functionality. It's much richer." Of course, as an operating system the underlying Unix is much more powerful than either DOS or DOS combined with Windows. But for the independent software vendor moving an MS Windows application to Motif, the underlying OS levels "aren't much of an issue, because the API defines the functionality," according to Blackwell.

Certain Windows features not supported by Motif, such as combo boxes, have been added using widgets from the Xtool layer of X Windows. MS Windows DDE is mapped to Unix remote procedure calls, and Bristol's Blackwell says that OLE will be supported in an upcoming release. In addition, the Wind/U package adds a printer support feature that can be used by all the applications on the system.

The MS Windows GDI deals with graphic devices including printers and plotters, as well as display devices, and is, therefore, more general than the Xlib layer. A module called Xprinter has been added at the Xlib level—below the part of Wind/U that maps GDI calls to the
DISTRIBUTED PROCESSING with the QNX® FLEET™ Network.

Because computers were meant to run together.

Maybe it's not natural to expect a network of microcomputers to perform like a supercomputer.

With the QNX operating system, it's not natural to expect anything less.

POSIX AND MORE

Thousands of VARs and OEMs choose QNX for mission-critical applications – from POS to manufacturing to medical instrumentation.

And with good reasons.

Like POSIX compliance. And real realtime performance. And true microkernel architecture. And message-passing IPC.

Not to mention our technical support and customer services.

Now add “FLEET” to the list.

FAULT-TOLERANT NETWORKING

With most networks, a hardware failure spells disaster.

But not with QNX.

If a card or cable fails on a dual-net FLEET setup, QNX will automatically re-route data through the other network before you – or your application – can even blink.

Extensible Architecture

You can support new networks simply by adding new drivers. And you can start and stop drivers dynamically, without even rebooting.

Load-Balancing on the Fly

For greater throughput, the FLEET network puts all available network hardware to work at the same time.

And it will dynamically distribute the load by choosing the best route for the job.

Efficient Performance

FLEET uses network hardware to full advantage for maximum throughput. Whether you’re running Ethernet for speed (application-level throughput at just under 1 Mbyte per second) or Arcnet for deterministic transactions – or both network cards in the same machine – you can count on FLEET for optimum efficiency.

In QNX there’s no difference between local execution and network-remote execution. Which means you don’t need to modify your applications in order to distribute them across the FLEET network.

To sum up: networking with QNX is fault-tolerant, load-balancing, efficient, extensible, and transparent.

But it’s a lot easier to just say “FLEET.”

Go with the QNX FLEET network. Nothing runs like it.

To find out how your applications can thrive in the QNX environment, call 1-800-363-9001 (ext. 103).

Architecture makes the difference.
The Bristol approach

<table>
<thead>
<tr>
<th>MS WINDOWS APPLICATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>WINDOW MANAGER FUNCTIONS</td>
</tr>
<tr>
<td>Xm</td>
</tr>
<tr>
<td>Xprinter</td>
</tr>
</tbody>
</table>

The Wind/U library from Bristol Technology maps application calls to the MS Windows API to the different API layers associated with the OSF Motif version of X Windows. System services such as file I/O, which MS Windows maps to DOS functions, are sent to the client library, which interfaces X Windows to Unix. Printer support is added to X Windows with Xprinter, which lets the MS Windows GDI write directly to a Postscript printer.

According to XVT president Marc Rochkind, “XVT is an invention of a new API intended to be higher level and divorced from any bias toward one toolkit or another, much the same way a programming language should be divorced from bias toward any machine.” For instance, the XVT API doesn’t draw and operate its own scroll bars. It declares an interface to the native scroll bar implementation. Similarly, you don’t cre-

display via Xlib. Xprinter can accept Xlib calls from either a converted Windows application or an X Windows application; it supports Postscript printers. Support for the Hewlett-Packard PCL printer language will be added soon. “We will also license this portion directly to X Windows developers,” says Blackwell, because printer support under X Windows is still pretty much a “roll-your-own” proposition.

Taking the high road

To write a single application and have it run on a variety of APIs, OSs and hardware platforms creates a different set of problems from porting an existing MS Windows application to the OSF Motif version of X Windows. First, you don’t start out with existing code. The XVT Portability Toolkit from XVT Software is designed to offer you a thin API at an abstract level. Writing an application to this API lets the same application be characterized via libraries linked for the different GUI environments.

According to XVT president Marc Rochkind, “XVT is an invention of a new API intended to be higher level and divorced from any bias toward one toolkit or another, much the same way a programming language should be divorced from bias toward any machine.” For instance, the XVT API doesn’t draw and operate its own scroll bars. It declares an interface to the native scroll bar implementation. Similarly, you don’t cre-
Optimize your 680x0 Application to its peak

...with Oasys Embedded/Cross Software Tools.

Reach the pinnacle of your development with Oasys Cross Tools

Oasys delivers full 680x0 Cross and Native development tool kits built around the industry standard Green Hills compilers.

The Green Hills 680x0 compiler's Dhrystone rating is 35% faster than Sun's native C compiler. Using the new procedural inlining optimization, the rating jumps to a staggering 80% improvement.

Advanced C, C++, FORTRAN and Pascal Language Support

• Full ANSI C XJ311 support with switch selectable K&R C support.
• A true C++ Compiler for cross development.
• FORTRAN 77 with VAX VMS and DoD MILSTD-1753 extensions.
• Pascal ISO Level 1 support.
• All compilers are inter-language callable.
• Native compilers are supported for 680x0, 88000, 386™ & i860™ microprocessor hosts.

Available Now!

Oasys tools are available on over 35 UNIX based workstations and systems including DEC (VMS/Ultrix), Sun, HP/Apollo, IBM (OS/2 and AIX), and DG. Call us for the complete list.

Other Cross Tool Kits include:
88000, 80386, 860 and Microsoft C.

Integrated 680x0 Cross Development Tool Kits
Green Hills 68000/10/20/30/40 Optimizing Cross Compilers (C, C++, Pascal, FORTRAN)

• Superior register allocation, inlining and loop unrolling techniques.
• Support for position independent code and data.
• 68881, 68882, 68332 support.
• ANSI C run-time source library included for cross development.

Oasys UDB Universal Debugger

• Source level remote debugger for embedded programming.
• Multi-targeted and multi-window (supports 680x0 and 88000 targets).
• Extensive macro language.
• Customize communications to your target.

Oasys 680x0 Assembler/Linker

• Macro Assembler, Linker, Librarian, Cross Reference and Symbol File Format Utilities.

Oasys 680x0 Simulator

• Invaluable for debugging software without target hardware.

Worldwide Support: Australia—Forefront Computing Svcs 03-785-1122
Belgium—Computing & Systems Consultant 041-434-907 France—RTS 01-6946-3605
Germany—Stollman 040-933-886 Israel—Axiom Computers Ltd. 072-3-548377
• Italy—Instrumentum 02-333-801 Japan—ERIQ 03-668-8866, NCM 03-487-8177

Call Now for a FREE MULTI Debugger Demo Disk!
(for SUN-4 SPARC only)

(617) 862-2002

One Cranberry Hill, Lexington, MA 02173
Single Source, Total Solutions


386 and i860 are trademarks of Intel Corp.

CIRCLE NO. 32
ate windows with XVT by laboriously calculating coordinates; you simply create a window with a single call. The environment-specific library provides the actual window code.

For those of you who want to visualize what you're doing graphically, XVT provides a package called XVT-Design that lets you lay out windows, dialog boxes and other items interactively using a mouse. The completed XVT design then generates C code that calls the XVT API functions. That code is merged with the other application code, which can then be characterized for the specific environments in the same manner as code written directly for the XVT API.

A short-term solution
XVT's Rockkind sees his company's goals as different from those of Bristol. "The MS Windows API is, we think, a temporary solution, because it's not at a high enough level to represent a long-term API that can respond to changes in the technology, such as object-oriented APIs," he says. Bristol's approach is to aid developers who have existing applications written in MS Windows and who want to move them to the OSF Motif environment. It also helps those who have been supporting two versions of the source code and who now only have to maintain one version with links to the two environments.

Porting to environments other than OSF Motif will create different levels of difficulty for the Bristol approach. Moving to Open Look mostly involves changes in the part of the library that talks to the Motif layer. Moving to other OSs, such as a Macintosh's, would involve far more environment-specific changes. Bristol probably won't move in that direction, because Microsoft itself is reported to be working on a way to move MS Windows applications to the Macintosh.

Still, GUIs as well as OSs are not going to stand still. Taligent from Apple/IBM can be expected to have an impact, and more object-oriented GUIs will doubtless appear. Developers are going to need tools such as those from Bristol and XVT to save their enormous investment in existing code and to let them concentrate on the functions of their applications while being able to run in these different environments.
Bancomm's Global Positioning System (GPS) satellite receiver modules provide submicrosecond absolute time accuracy, 100 meter positioning accuracy, and 5 parts in 10E7 frequency rate accuracy; anywhere in the world.

PCbus, VMEbus, and VXIbus - all modules include GPS processor, disciplined 10 MHz oscillator, time code translator, and time code generator in a single width computer plug-in module.

Breakthrough Pricing
Less than $5000

The Datum group of companies have provided price and performance leadership for a wide variety of time and frequency products for more than two decades. The Bancomm Division continues that tradition with these and other innovative products for computer synchronization.
We provide more to a place few can
When it comes to embedded systems design, nobody offers better solutions than FORCE.

But, we have to admit, we had a little help. From you.

At FORCE, we get inside the heads of our customers to learn about their requirements.

The result is the world's most advanced CISC and SPARC-based VME single board computers, including the latest SPARC CPU-2E boards.

What else did you have in mind? How about bus extensions—like SBus and our own FLXibus—Plus SunOS™ and the widest variety of real-time operating systems and kernels.

And when your designs need to evolve to the next generation, count on FORCE for the best in VME64/Plus™ or Futurebus/Plus™. Because better products come from better knowledge.

For a partner that can get your application up and running fast, call 800-237-8863, ext. 10. In Europe, call 49.89.608-14-0.

And thanks for keeping an open mind.
YOU'RE INVITED... TO TAKE ADVANTAGE
of the Leading Regional Peripherals Conference
featuring new technology presentations and product displays
Take your Advantage now.
Request your Complimentary Invitation and Computer Peripherals ICC Agenda

<table>
<thead>
<tr>
<th>UNITED STATES</th>
<th></th>
<th>EUROPE</th>
</tr>
</thead>
<tbody>
<tr>
<td>q Newton, MA - 9/5/91</td>
<td>q Ft. Lauderdale, FL - 1/14/92</td>
<td>q Copenhagen, Germany - 9/17/91</td>
</tr>
<tr>
<td>q Tysons Corner, VA - 9/12/91</td>
<td>q San Jose, CA - 2/4/92</td>
<td>q Frankfurt, Germany - 9/24/91</td>
</tr>
<tr>
<td>q Dallas, TX - 9/26/91</td>
<td>q Nashua, NH - 4/8/92</td>
<td>q Barcelona, Spain - 10/2/91</td>
</tr>
<tr>
<td>q Raleigh, NC - 10/3/91</td>
<td>q Minneapolis, MN - 4/23/92</td>
<td>q Amsterdam, Holland - 1/16/92</td>
</tr>
<tr>
<td>q Portland, OR - 11/6/91</td>
<td>q Austin, TX - 5/14/92</td>
<td>q München, Germany - 1/21/92</td>
</tr>
<tr>
<td>q Irvine, CA - 1/7/92</td>
<td>q London, England - 9/12/91</td>
<td>q Milano, Italy - 1/23/92</td>
</tr>
<tr>
<td></td>
<td></td>
<td>q Paris, France - 1/28/92</td>
</tr>
</tbody>
</table>

If you are involved in the purchase, design, or specification of peripheral products, you should be here!

Provide your conference selection by returning this section by Fax or mail.

Dataquest / ICC
3151 Airway Avenue, # C-2
Costa Mesa, CA 92626

Place your business card here - Copy - Then fax this sheet back to us.

FAX: (714) 957-0903
TEL: (714) 957-0171
MCMs push design and test tools to the limit

Do multichip modules represent an exciting new technology or an exotic curiosity? Until the vexing problems of testability and yield are ironed out, few people are willing to hazard an answer to this question.

Mike Donlin
Senior Editor

If you're a designer looking for a next-generation technology to solve your system performance problems, multichip modules (MCMs) are either the answer to your prayers or a Pandora's box of design, manufacturing and test problems. The idea of mounting bare dies on a substrate seems like the solution to interconnect delays that slow a system's performance, but wary designers worry that the cost of an MCM could outweigh its benefits, particularly when you consider the high cost of prototyping, the difficulty of testing and the possibility of low yields. Design tool vendors and test companies have been releasing products to address these concerns, but an evolving technology such as MCMs dictates that no tool can have all the answers at once. This means that costly errors await designers who think of MCMs as warmed-over ASICs, tiny PCBs or hybrids.

At first glance, MCMs appear to be an extension of ASIC, PCB and hybrid technologies—particularly of hybrids, which have been around for more than 30 years. But a closer look reveals that MCMs use different substrate and interconnect materials and introduce difficulties in package design, thermal management, signal integrity, testability, and ultimately cost which are far more complicated than the problems raised by a traditional hybrid device. The burden of helping designers solve these problems has fallen on EDA vendors, who've been busy adapting existing tools and developing new ones to solve the unique problems caused by MCMs. These tools can't come soon enough to engineers who are wondering whether MCMs are feasible for their designs.

"Every time a new technology comes along, there's the usual rush to implement it and the usual headaches for early adopters," says Don Kuk, director of advanced packaging at Dazix (Huntsville, AL). "It's reminiscent of when designers jumped on the surface-mount bandwagon a few years ago and soon found that implementing it could be more trouble than it was..."
worth. It’s the same with MCMs. People embrace exotic, high-performance technologies before they realize the pitfalls and often blame the EDA industry for not being there to support them. I’m concerned that a mad rush to use a technology prematurely can ultimately do more harm than good. Our competitors overseas are taking a more conservative approach, using low-cost, laminted substrates while we’re pursuing thin-film and silicon technologies that are only applicable for about one to two percent of the design community.” Caveats such as this bring up the question of exactly when to adopt a next-generation technology, as opposed to a tried-and-true ASIC or a densely packed PCB approach.

Fortunately, there are major efforts under way to help you decide when MCM technology is appropriate for your designs. One such program, the Multichip Systems Design Advisor (MSDA), has just begun at the Microelectronics and Computer Technology Corporation (MCC—Austin, TX). MCC is a cooperative enterprise whose mission is to strengthen and sustain the competitiveness of member companies by addressing R&D issues in evolving technologies, such as MCMs. Its members include a diverse group of companies from the aerospace, computer, EDA, electronics, and manufacturing industries. The MSDA project, instituted at the beginning of this year, focuses on providing the CAE tools needed to design and manufacture multichip systems. The tools developed under the project will provide designers, who may not necessarily be packaging and test experts, with the mechanisms for performing technology trade-off assessment while satisfying test requirements from the system down to the chip level.

“This project doesn’t aim to reinvent existing design tools, but to fill gaps where tools are presently not available,” says Peter Sandborn, senior member of the technical staff at MCC and MSDA project manager. “The idea is to help people narrow the playing field when they’re making technology decisions. The MSDA tool will collect information about design choices, bonding methods, technical design rules, and packaging methods, and then give an assessment based on performance, cost, thermal data, routability, and delays on critical nets. This will give you the ability to perform ‘what-if’ analyses and choose the appropriate technology for your design.”

Sandborn explains that the project began as an aid for member companies, who often started a design in one technology only to find that another would have been better suited to the task. “It’s hard to do early analysis with existing point tools because they’re too detailed,” Sandborn points out. “So we’re developing a tool that will act as an advisor, with the combined expertise of design, packaging, test, and manufacturing engineers.”

Because MCMs demand a tight integration of tools and expertise from so many different disciplines, EDA vendors are touting the advantages of concurrent engineering more than ever. An MCM must have input from everyone in the design cycle—from concept to manufacturing—or else an expensive prototype won’t work. Debug and repair are a risky proposition because of the delicate nature of MCMs, so the burden of getting a design right the first time looms large in MCM development.

Another fledgling program designed to bring various design disciplines together is the recently announced Technical Alliance for Multichip Engineering (Tame) initiated by Harris EDA (Fishers, NY). The Tame program is an alliance of companies that offer products and services key to the use of MCM technology. “Tame is obviously aimed at promoting MCM designs,” says Tony Mazzullo, director of product marketing at Harris. “We’re looking to provide access to services such as design software, technology consulting, design service bureaus, university research organizations, fabrication companies, semiconductor suppliers, and test service companies. Some people have asked us how this effort is different from what’s going on over at MCC. While MCC is a worthwhile organization, they’re not aimed solely at promoting MCMs. And MCC demands some pretty hefty dues from member companies. Tame is free for qualified members.”

If there’s one thing MSDA and Tame have in common, it’s the idea that emerging technologies require cooperation from companies in previously separate disciplines. “MCM design has to be a collaborative effort,” says Frank Boyle, product marketing manager for MCM design tools at Cadence Design Systems (San Jose, CA). “The task is going to demand cooperation between EDA vendors, silicon houses, MCM foundries, and customers, or costly mistakes will be made.”

Choosing the best tool
Perhaps the most significant things to consider when approaching an MCM design are thermal management, testability and manufacturability. The EDA vendors who have unveiled MCM tool suites have at least partial elements of these three disciplines embedded in their tools. Most suites are also adaptations of existing products—either IC, PCB or hybrid tools. Many designers are partial to PCB tools because they produce designs that are correct by construction—the interconnect is driven from the schematic or netlist and if all connections are routed, the design is correct. But PCB tools
don't possess the necessary routing rules that are unique to MCMs and must be modified to work properly.

"Many PCB systems are still using outdated Lee algorithms," says Pam Russ, applications engineering director at Racal-Redac (Mahwah, NJ). "These are fixed-cell-type rules that have already reached their limits in surface-mount technology. Routers using these algorithms are gridded and each time the routing grid is made smaller, the memory required to store the grid locations increases exponentially."

In addition to solving the routability problems that MCMs generate, router vendors have to provide rules-driven tools or the routed device might be unmanufacturable. And because the design rules for MCMs are different from PCBs, existing routers have to be modified.

"It took us months to get a router to work on our designs," says Bruce McWilliams, president of nCHIP (San Jose, CA), an MCM supplier. "Even though many commercially available routers could handle the task of laying out the interconnect, they didn't understand our unique design rules. For instance, most routers are set up for an arbitrary number of layers and ask you if you want to add layers when things get dense. In our thin-film designs, you can route almost anything on two layers. But in MCM technology, the router can't route under bond pads or arbitrarily jog over another line. When you have a circuit running at a few hundred megahertz, a router simply can't handle all the design rules."

Because the rules for MCMs are complex, EDA vendors will undoubtedly face the problem of providing a basis for all subsequent thermal and signal integrity analysis. In this process, the selection menu in the window on the right lets you choose a material for replacement one set of materials with another gives you "what-if" analysis capabilities prior to beginning a design.

Though the rules-driven tools can lend valuable assistance to a designer, it's important to keep the tools interactive or designers will be reluctant to use them. "Auto-interactive placement tools have the power of the automatic tools but give control to the layout designer," says Racal-Redac's Russ. "The tools can consider, for instance, thermal and mechanical constraints during placement."

These mechanical or manufacturing constraints aren't usually built into most EDA suites, but tool vendors are adopting them for their MCM software because they're a critical part of design and layout. Dazix's tool suite, MCM Engineer, supports the industry-standard manufacturing data format, GDSII. With MCM Engineer, you specify which elements are to appear on a given mask and the system generates the required GDSII data files. The software also provides a mechanism that lets you read data into MCM Engineer format, so old designs can be loaded and modified.

Managing heat

The very nature of MCMs dictates that thermal management considerations are of prime importance. After all, the rationale behind adopting an MCM design strategy is to increase performance. This necessitates packing components close together, which in turn makes thermal management a key part of a design. Because silicon will be connected directly to a substrate, many of the traditional ways of dealing with excess heat, such as mechanical heatsinks, will be impossible or unwieldy to use. "We do extensive thermal analysis during layout," says Bill Sullivan, MCM design and development manager at AT&T (North Andover, MA). "We try to determine if we can put the silicon on a dielectric layer or on a substrate, or cut a hole in the substrate, or even design in a heatsink."

Because of the importance of thermal management, most MCM tool suites have temperature evaluation software that gives thermal maps of components after they've been placed in the design. These tools, whether proprietary or purchased from companies such as Pacific Numerix (La Jolla, CA), usually use a finite-element method to model heat transfer across components. MCM Station from Mentor Graphics (Wilsonville, OR), for example, uses...
a tool called AutoTherm to analyze thermal behavior.

When modeling forced convection with AutoTherm, you define a flow boundary around an MCM and specify any number of flow inlets (with inlet air speed and temperature) and flow outlets. The tool then calculates convection coefficients for every point on a substrate, using the local flow velocity and standard data or any custom formula you specify.

Simulating reality

All of these tools are aimed at one thing—trying to predict the behavior of an MCM before you have to make it. Because MCMs are expensive and difficult to repair, simulation of electrical and physical behavior is particularly important. "Right now, most simulation tools give pretty good results, but they're cumbersome to use," says nCHIP's McWilliams. "The big problem is trying to simulate an MCM as a component. To do that you need a behavioral model of every chip and have to merge that with interconnect models and simulate everything as one function. As far as I know, no EDA vendor can do that. For the present, we do some Spice-level and some behavioral-level simulation and some transmission line modeling to predict what's going to happen. Integrating all of that together is difficult."

While EDA vendors are wrestling with integration problems that prohibit seamless simulation, designers will have to use the "divide-and-conquer" approach to solve their problems. Fortunately, there are point tools which address the unique problems of MCM designs, particularly in the field of transmission line analysis.

"The key difference in MCM design is the small dimensions of the wires involved," says Larry Rubin, president of Quad Design Technology (Camarillo, CA). "A lot of these wires are extremely fine in width and height, which means their cross-sections are small. This means you have higher ohmic loss and, at high frequencies, skin effects and loss. In addition, there's more potential for crosstalk between layers, so you need to look at the three-dimensional aspects of transmission line modeling." Quad Design's 3-D field solver analyzes crossovers, corners and connectors that can't be analyzed by traditional 2-D field-solver tools.

In addition to transmission line effects created by tightly packed circuits, you must also pay closer attention to power and ground relationships in the close confines of MCM topology. A tool called PG-Plane from OEA International (Santa Clara, CA) has just been released that promises to help you deal with these effects. The tool is a 3-D inductance simulator for analyzing power and ground bounce due to simultaneous switching noise on MCMs, PGAs and other dense devices.

"Simple methods of calculating or measuring effective inductances won't give the correct solution to this problem," says Ersed Akcasu, president of OEA, "because the values change and depend on which outputs are switching at any one time in the circuit." According to Akcasu, PG-Plane gives you the Spice deck to study the problem under a variety of simultaneous switching conditions.

Models are key

Though there's little disagreement about the importance of simulation in MCM design, there's a lot of controversy about how and where to get the device models to drive that simulation. Silicon vendors are the logical suppliers of such models, but getting them to cooperate is an uphill struggle. Traditionally, silicon vendors don't provide device models or test vectors for bare dies. Not only would such data give away proprietary process information, but it also wouldn't be terribly useful for most of the design community, which uses packaged devices. This is bad news for MCM designers.

"Getting bare die test vectors from silicon vendors is like pulling teeth," says Vern Little, product marketing manager at Pacific Microelectronics Centre (Burnaby, British Columbia), an IC and MCM supplier. "Some companies won't supply information on test vectors, some won't give it for I/O pads or interconnects. We've found the formula for success is controlling everything ourselves and writing our own models. You have to know the silicon vendors who will help you out. Anyone who thinks they can buy a device from company A, another from company B and a third from company C and string them all together is going to end up with an MCM that doesn't work."

To be fair to silicon vendors, it's important to note that testing bare dies is a tricky proposition. Most silicon manufacturers are set up to do a low-speed test on wafers, categorize them according to spec and then do a full-speed test on the packaged die. Testing bare dies is slow, difficult and potentially harmful to the silicon, and most silicon vendors are reluctant to invest the resources necessary to provide tested die or test information because the market is still so small.

"Some companies use mechanical probes to test their silicon," says
EDA suppliers have made great strides recently toward providing capable toolsets for MCM design. When nCHIP made its initial design tool purchases three years ago, comprehensive design systems for MCMs weren't available. We had to patch together a variety of tools originally developed for different aspects of IC and PCB design. Building the system involved significant tuning of the tools, as well as writing many of our own interfaces and translators.

Since then, MCM-focused design systems have become available, making it much easier to get started in MCM design. Tools are useful, however, only when they are working with good data, so data availability should be considered as early in the design cycle as EDA tool and MCM technology selection.

### Data required

Design data—particularly data on the ICs—is always on a project's critical path at the start of a design. The impact that data gathering has on the overall design schedule can be highly dependent on the parties involved and the relationships that are established early in the program. Ideally, the module (or system) architect, the MCM supplier and the IC manufacturers will all take an active interest in the success of the product. The IC data required for a good MCM design is more comprehensive than that required for most board or system designs. The usual data sheet information is needed, of course, as are logic and timing models. In addition, physical information on the bare die is needed (dimensions, bond pad locations and metallurgy), as well as accurate I/O driver characteristics. Such data always exists at the IC supplier, but it's not always simple to acquire.

We have found that IC suppliers are usually willing to provide the necessary information, but the data isn't typically available from published materials or even from the marketing person's desk drawer. Bare die sales aren't yet routine for most manufacturers, so the support infrastructure may not be in place. Suppliers must often do some legwork to figure out where the data is, and then sanitize it before release. Because of this, it's valuable to establish a good relationship with IC suppliers. Furthermore, bare die users need to understand that seemingly simple requests aren't always easy to respond to; patience and persistence must be carefully balanced.

Even the IC information that's published and available should be examined carefully. Items like logic models, testability information and power dissipation data assume added importance for chips that are to be used in MCMs. Because the die will be in a different and less accessible environment, good simulation and design-for-test techniques are critical. There's a tendency for modules to be overdesigned both electrically and thermally. If accurate information on the ICs is available and applied with good judgment, better-informed, more cost-effective design decisions can be made.

An example of the value of careful application of good data is a fast processor module we recently built for a systems customer. The MCM was going to be used in a desktop system, so audible noise restrictions limited the amount of airflow that could be used for cooling the module. A thermal calculation based on worst-case power consumption figures from the IC data sheets indicated that a thermally enhanced MCM package would be required to keep the chips reasonably cool. However, packaging the ICs in an MCM sharply reduces the interconnect capacitive load driven by the chip outputs. For CMOS designs, power dissipation is directly related to output loading. Further investigation showed that the actual MCM power would be substantially lower than the data sheet figures implied. As a result, it became clear that a less expensive package without thermal enhancements could easily meet the system requirement.

In the early stages of design, the IC data typically required is the most difficult information to obtain. But good information about the other MCM components, namely the substrate and the package, is also critical. That data is usually easily available from the MCM foundry, but early discussions about the content and format of data exchange are advisable. In many cases, electrical simulations of critical paths will be performed by both MCM buyer and foundry. To accommodate this, the foundry must be able to provide both finished simulator output and raw interconnect electrical characteristics in usable formats.

### System requirements

A final, and typically neglected, category of data is in the realm of system requirements. A few examples are:

- detailed definition of the system's thermal environment (airflow, ambient temperature),
- maximum allowable crosstalk and ground bounce (noise margin budget), and
- mechanical envelope (module footprint and weight constraints).

Module designers can always strive for "best possible" if no absolute limits are available, but that can result in an overdesigned product that is more expensive and longer in development than necessary. If all the constraints can't be met, choices will have to be made; the choices will be better if trade-offs are made with specific goals in mind. The MCM supplier can often be helpful in assessing the relative importance of different issues in the overall design.

The general design process for an MCM is quite similar to the process used for ASIC design, although at a less mature stage of development. Designs usually start with a netlist, which is placed, routed and simulated before the design is signed off. After sign-off, masks are made, substrates are fabricated and prototypes are assembled. The concept is familiar to those experienced with ASIC design; the only difference is that the collection of macros or cells in an IC is replaced by a collection of ICs on a substrate.

As the market develops, MCM design will evolve from "ASIC-like, but more complicated" to "ASIC-like, but simpler." Die libraries with the information needed for MCM design will be available from IC manufacturers and third-party library vendors. Technology design kits will be supplied by MCM foundries for their products. EDA tools will handle MCM designs with ease, taking die, substrate, package, and system characteristics into account. And system and subsystem designers will consider MCMs as much a part of their toolkits as they do now with ASICs.

Stan Drobac, vice-president of products and services, nCHIP, San Jose, CA
Because zero inductance for power and ground can’t be assumed in high-speed circuits, full 3-D modeling of power and ground planes is required to predict simultaneous switching noise or ground bounce. This picture of the PG-Plane tool from OEA International shows both a profile and a 3-D view of a power and ground plane with pins connecting to the substrate.

Breakthrough multichip modules

Chris Talbot, product marketing manager at Schlumberger (San Jose, CA). “That method takes time—you can only test about one to 10 pads a second. Noninvasive methods like E-beam probers are much faster, anywhere from 100 to 1,000 pads a second. MCM designers can use that method to test the substrate, but then you have the problem of obtaining known good silicon.”

Testability is actually a threefold problem. MCM designers need methods to test their substrates for connectivity faults. Then they need known good dies which have been tested by silicon vendors so they can be sure they’re putting good parts on their substrates. Finally, they need a method to test the finished MCM.

Representatives from silicon vendors, MCM fabs and EDA vendors have been wrestling with these problems over the last few months, trying to hammer out agreements and standards, but progress has been slow.

isn't going to go to high-volume, low-cost MCM production until it solves the test-and-rework problem. And they're not going to put the resources into solving those problems until there's a high demand for the answers. It's going to take a lot of cooperation among the various players to get production up to speed."

Until these issues are resolved, MCM designers will have to come up with creative ways to test their silicon and finished devices. "We've developed a lot of methods on our own," says Dick Pommer, product development at Litronics (Costa Mesa, CA), a PCB and MCM design firm. "We've had some luck with mechanical probes and we've developed a thin-film test head for the substrate. We've tried single-point capacitance probes, but haven't had good results. They can miss a pad or slide off and create shorts."

While all these problems are being ironed out, most designers are taking a wait-and-see approach to MCMs. Surely the technology is appealing. Squeezing more performance out of existing designs by eliminating packaging and interconnect constraints seems like an elegant way to overcome performance barriers. But the test and manufacturing obstacles are daunting.

Help is on the way in the form of test methodologies such as boundary scan and built-in self test (BIST). And there are at least two companies that are supplying tested silicon for MCM designs—Intel (Hillsboro, OR) and Micron Semiconductor (Boise, ID). But until more EDA vendors, silicon houses and MCM fab facilities get together, MCMs will remain a technical curiosity for all but the largest of system manufacturers.

"Right now MCMs are a big prototype exercise," says Mike Baglino, assembly and test manager at Teradyne (Boston, MA). "We don't know if the industry will begin to produce some less exotic MCMs, like two- or three-chip modules on a ceramic substrate, to get things started, or if MCM development will be slow until complicated devices get into production. It's all still very experimental, and no one's really sure how it will shake out."
Coming in September from COMPUTER DESIGN...

**SBus News**

A quarterly supplement devoted exclusively to SBus technology, standards, case studies, new products, and industry and market news.

There are hundreds of thousands of SBus slots in the field and the number is growing at an accelerating pace. And SBus isn't just for desktop workstations. It's popping up everywhere, from high-performance servers to embedded Sparcstations in industrial-control and factory-automation applications it's popping up in all the areas where COMPUTER DESIGN readers are working. That's why they need *SBus News*.

In each issue of *SBus News* you'll find—

**Technology Parade**—The impact of developments in hardware and software technology on all SBus levels—system, board and component.

**Spec Sightings**—Activity in the SBus specification itself, interviews with individuals shepherding the spec through the IEEE standards process, and how other standards activities may affect SBus.

**Case Studies**—A look at both generic and specific applications (such as imaging in medical diagnostic equipment, or signal processing in scientific research) for SBus-based systems.

**Contributed Articles**—One-page contributed pieces that cover specific aspects of SBus markets and technology (both hardware and software).

**Market Perspectives**—An examination of market factors and their impact on various segments of the industry, as well as individual company studies.

**Literature Review**—A roundup of the quarter's latest collection of available literature, including application notes, applications manuals and catalogues.

**New Product Parade**—A comprehensive list of new products released during the quarter, including hardware, SBus-specific software, and SBus platform vehicles.

If you're involved with SBus products, as well as VME, Futurebus+ and other relevant architectures, this is a unique opportunity to reach important decision-making senior engineers and design engineering managers in a rapidly developing market.

To find out more about advertising, contact your COMPUTER DESIGN sales representative or call Tim Tobeck, Associate Publisher/National Sales Manager; at (508) 392-2116.
Second in a series of Special Reports on Future Computing...

Neural Computing

COMPUTER DESIGN'S OCTOBER Issue will feature a Special Report on this exciting facet of Future Computing, by editors Mike Donlin and Jeff Child.

The potential for neural net systems is vast in such areas as non-guided robots, image recognition, and control systems which must respond to unpredictable situations. Neural computing promises to have a significant impact on the way designers approach problems of guidance, control, and especially, image and pattern recognition, and processing.

Neural computing has been used to predict weather, horse races, and stock market fluctuations. And while these applications take an inordinate amount of computer power to produce reasonably reliable results, the implications of their success are staggering.

In this October Special Report on Future Computing, Mike and Jeff will join forces to probe the progress being made in neural network research to identify some of the applications that already exist, and review the impact that neural computers may have on the next generation of microprocessor architectures. They will also look at some of the software developments and hardware prototyping tools available to start applying this powerful new approach to computing and embedded control.

Like the April Future Computing Report on Fuzzy Logic, this report on Neural Computing is expected to draw unprecedented readership and inquiry response.

For example, The Fuzzy Logic report generated over 5,000 inquiries! Why? Because COMPUTER DESIGN zeros in on design directions, options, and choices with its exclusive "Why-to" Editorial, targeting 100,000 Engineers and Engineering Managers, all 100% Design and Development qualified!

If you are currently involved in developing hardware or software products for neural networks, don't miss this unique advertising opportunity. To find out more, contact your COMPUTER DESIGN sales representative or call Tim Tobeck, Associate Publisher/National Sales Manager at (508) 392-2116.
If you think DSP is hard to develop, maybe you should go Windows shopping.

When you shop around, you’ll find only one DSP solution that includes a Microsoft Windows 3.0 debugger interface.

The one from Spectrum Signal Processing.

Spectrum is putting DSP to work making application development quicker and easier than you ever thought possible.

By taking DSP software development to the next level of productivity, Spectrum now gives you the simplest, most complete solution to your DSP applications.

Our View96™ and View5x™ development solutions include everything from Windows monitor debuggers, to a host of software tools including C compilers, assembler/linkers, libraries and operating systems.

Plus you’ll find bus and I/O flexibility, on-board A to D and D to A conversion, our DSP-Link™ for peripherals and much more. All backed by the complete technical support you’ve come to expect from the leader in DSP technology.

So if you’ve been skeptical about putting DSP to work, call Spectrum now and find out why everyone is looking into our Windows: 1-800-663-8986 (Western U.S.), 1-800-323-1842 (Eastern U.S.) or 604-438-7266 (Canada).
DSP boards reach performance highs

Despite a slow start as a mainstream technology, DSP is performing tasks ranging from speech and image processing to embedded control.

Warren Andrews
Senior Editor

Standard-bus, board-level digital signal processing (DSP) technology has achieved mixed success in the commercial and industrial worlds over the past few years. At many times, it’s shown the promise of becoming a mainstream technology, only to flounder while awaiting the “next” level of enhancements. Now the technology seems to be on the verge of yet another, and perhaps more significant, upswing, as hundreds of military and commercial applications demand the level of performance possible only with DSP techniques.

This latest surge in activity is occurring because significant hunks of technology, missing in earlier generations of DSPs, are now being put into place. Yet some areas are still slow in coming up to the maturity level needed to make DSPs widespread. “We’re just now starting to see engineers coming out of school that are comfortable with DSP,” says Jeffrey Milrod, product manager at Ixthos (Silver Spring, MD), a DSP board maker. Besides a shortage of experienced designers, another impediment to widespread acceptance of DSP technology has been a lack of good, solid design tools. And despite the efforts of major DSP IC manufacturers, C compilers and software tools often fall short of what’s needed.

Nevertheless, DSP approaches are gaining ground because the existing problems are countered by positive trends in at least three directions. First, designers are leaning toward the use of multiple DSP processors in a system. This often means multiple processor boards in a cage, as well as multiple processors per board. Second, software tools and DSP operating systems are emerging which will greatly simplify the task of harnessing DSP horsepower for a broader variety of applications. And third, DSP technology is becoming sufficiently widespread that more application-specific designs are starting to emerge. These combine front-end signal conditioning with a powerful DSP processor and a full-fledged analog back end, all on a single board.

Another factor that will have a positive impact on the use of DSP over

The growing trend toward using multiple DSP chips in a single system is apparent in this DSP board from Heurikon. It includes six 32-bit floating-point chips on a single 6U VMEbus card. The board uses AT&T’s DSP32C.
the next several years is the growing interest of personal computer, workstation and industrial control designers in multimedia approaches. The recent agreement between Apple and AT&T for AT&T's 3210 DSP device, as well as the proposed joint project of IBM and Texas Instruments to develop a similar device for IBM PCs are two examples.

And finally, designers are beginning to look at DSP solutions for some problems that have traditionally been solved with mechanical or analog fixes, such as active automobile suspension.

### The RISC alternative

While these factors are working in favor of DSP's wider acceptance, RISC-based approaches to solving many DSP problems abound, most of which take advantage of the processing power of the Intel i860. "For those applications that need real high-level performance," says Barry Isenstein, product planning manager at Mercury Computer (Lowell, MA), "starting at a half-GFlop and going up, with high I/O rates, lots of memory and multiple channels, a RISC approach is the best, and perhaps the only, solution."

"A good part of the architectural challenge in putting together a machine with the type of throughput and performance needed in the DSP world is dealing with the memory architecture," he adds. The system has to be capable of feeding the processor, but without cost becoming unreasonable. This means using DRAM. Mercury, for example, provides a minimum of two Mbytes in its leading application accelerator, with options for up to 64 Mbytes.

But the ability to address a large memory is only one of the pluses of the i860 approach to DSP. The i860 uses address pipelining, which lets it issue three instructions before using the first. It also has register scoreboard. Both features combine to let the chip process data at speeds which outstrip even the fastest conventional DSP devices.

"In addition," says Isenstein, "the programmability of the i860 makes it appealing to many designers. When it's not clear at the outset what's needed, the fact that the i860 can handle operating-system-type functions easily also makes it an attractive choice."

And when RISC solutions aren't quite enough, highly specialized array processors can be invoked (see "Integrating vector and scalar DSP boards in frequency-domain processing applications," p 72). In such applications, particularly in highly focused spectrum analysis, you have to deal with filters in the frequency, rather than the time, domain. And when very high I/O rates are also involved, traditional approaches can't cope. Array Microsystems workstation products at Spectrum Signal Processing (Burnaby, British Columbia). "The i860 is a good solution in a specific area, where all that's being done is continuous operations. The i860's the fastest floating-point device out there, without question, but its interrupt latency can be measured in days. And with all its registers to store, it can't really do context switching for real-time applications effectively."

But often, RISC solutions such as the i860's are thrown at problems because of the high level of floating-point performance. "In many cases," says Ixthos' Milrod, "those applications just need more power. But what's surprising to me is that, in many cases, problems are not strictly a 'flop-page' problem, but really a systems-level I/O real-time response problem."

Milrod cites the example of an application where a user has a large number of sensors that have to be correlated. "Even though the correlation itself was a very simple algorithm and could probably be done with no problem in a 68000," he continues, "it could not get all the data in and out and talk between channels and still get real-time response. To handle all these requirements took the resources of multiple DSP devices." He says that such distributed processing is driving many of today's solutions for a broad range of applications.

Milrod goes on to make the distinction between distributed and parallel processing. "Parallel processing, the kind of approach used in the transputer and often found on devices such as Texas Instruments TMS320C40, is the approach one would use when the application simply calls for more power." But distributed processing, more of a loosely coupled approach, lets the system perform a lot of smaller tasks or computations and coordinate them through some kind of host processor.

There's no question that a growing trend in the industry is to keep throwing more processors at a prob-
Ariel V-C40 Hydra Breaks the BOPS Barrier

1.1 billion operations per second sets the record for 6U VMEbus coprocessor cards

Only Ariel’s Hydra combines four TI TMS320C40 DSPs to deliver twice the processing speed and four times the I/O bandwidth of any 6U VMEbus coprocessor card. It’s the only choice for the most compute-intensive multiprocessor applications.

The V-C40 packs up to 64 Mbytes of DRAM as well as up to 5 Mbytes of SRAM in eight banks—two per processor. Each DSP has direct access to memory via dual 32-bit memory buses, as well as six parallel I/O ports and a high-speed six-channel programmable DMA controller. All six channels can transfer data simultaneously without interrupting program execution.

Hydra also includes a 24-bit parallel ADbus that lets you access a wide range of high-speed data acquisition cards. Development support includes an ANSI C compiler and the first PC-based XDS510 in-circuit emulator to support parallel processing. And of course, with Ariel’s legendary technical support, you’ll never work alone.

To learn more about the V-C40 Hydra, or any of Ariel’s DSP products for ISA/EISA, VMEbus, SBus, Hewlett-Packard, NeXT, or Macintosh computers, send us a fax, leave us a message on the BBS or E-mail, or just give us a call.

Ariel
The DSP Authority
433 River Road Highland Park, NJ 08904
(908) 249-2900 FAX:(908) 249-2123
DSP BBS:(908) 249-2124
Email: ariel@ariel.com
With the maturation of Intel's i860 RISC processor and its related software, and the recent introduction of Texas Instruments' TMS320C40 digital signal processor (DSP), use of commercially available DSP technology for high-performance applications is now possible. In spite of these advances, however, applications requiring real-time frequency-domain conversion (FFT) of image and radio frequency spectrum data call for significantly more computational horsepower.

One limitation of these processors is that the i860 and C40 are scalar in nature, optimized to process one point at a time. High-performance applications in imaging and high-frequency spectral analysis require that data sets be processed as a single unit or vector. Many board-level vendors have developed hardware products based on these scalar processors and market them as vector processors. This has been accomplished by layering "vectorizing" software on the board to emulate a vector processor. With this approach, though, performance is still limited to the inherent capability of the scalar processor.

**DSP system design options**

One alternative to meeting the demands of these higher-performance DSP applications is to design systems which use multiple scalar DSP boards. Although you can achieve a very high number of Mips, Mops or MFlops with this approach, it's difficult to apply 100 percent of the theoretical computational power to the application. Commercial software supporting parallel distribution of processing tasks across multiple boards or systems isn't available, and the user consequently is burdened with a complex programming task. Although companies such as Cray, Intel and Thinking Machines are investing immense resources in developing parallel-processing software, applications are still limited to the proprietary supercomputing environment and have yet to transfer to open systems platforms.

Another alternative utilizes only function-specific FFT vector processors in frequency-domain applications. Function-specific processors typically perform an FFT seven to 20 times faster than the scalar processors mentioned above. Unfortunately, function-specific vector processors are limited in their algorithm flexibility and have almost no scalar processing capabilities.

Since high-performance DSP applications are neither 100 percent scalar nor completely vector-processing oriented, combining the benefits of both approaches would yield an optimized solution. The function-specific processor can best be used as a coprocessor to offload the compute-intensive FFT task from the scalar processor. The scalar processor can then be used to evaluate FFT results on a bin-by-bin basis and perform other post-processing functions.

**High-performance applications**

Applications for this type of combined board-level solution include systems that require lossless data capture and processing, minimized slot and power consumption and maximized spectral resolution with dynamic range. These high-performance applications include digital receivers, military radar, communications, electronic countermeasures (ECM), medical imaging, test instrumentation, and video processing.

In wide-band signal analysis, the vector processor calculates the spectrum of the signal. The scalar processor then analyzes the FFT output bins to detect the presence of a signal within subsets of the wide-band frequency range. The scalar processor can then tune a receiver to that frequency to listen for or collect more data. This process of coarse analysis followed by fine-grain analysis is an important consideration in many intelligence-based applications. The system also profits from implementing the ultra-high-performance FFT function in a single card slot.

Another application example is that of an adaptive filter system, which requires the filter transfer function to be updated in real time based upon the frequency content of the incoming signal.

In this environment, a vector processor is programmed to perform a finite impulse response (FIR) filter in the frequency domain. A scalar processor analyzes the FFT output and determines if modifications are required to the transfer function. If changes are required, the scalar processor will generate the new transfer function, which will be used in the execution of the FIR filter.

Frequency-domain filters are preferred when the number of filter taps is large or when precision notch filters are required. This process requires that the filter response be transformed into the frequency domain along with the signal data. The filter is performed by multiplying the FFT of the incoming signal with the FFT of the transfer function. An inverse FFT returns the filtered signal to the time domain.

**System integration issues**

In a parallel-processing environment, hardware integration is complicated because a single vector must be intelligently distributed among multiple boards in real time. By comparison, the integration of a combined function-specific vector processor with a scalar DSP board is uncomplicated. The physical interface between the boards is only dependent upon transferring complete vectors between the vector and scalar processors. Due to the independent functionality of each board, the system requires only a very simple point-to-point synchronous interface, which can transfer data at up to 80 Mbytes/s.

Software integration is easier with the combined vector/scalar processing architecture than it is with parallel-processing architecture, because the vector-scalar solution implements a serial-processing flow. In serial processing, the segregation of tasks is well-defined and the functional software for each board can be developed independently. In a parallel-processing flow, software can't be developed independently, because each board is interdependent with all other boards in the parallel-processing system.

System designers struggling with the unending trade-off between performance and resolution should consider using function-specific processor boards in their high-performance DSP applications. With the combination of a function-specific board and a scalar processor, they can realize the benefits of both performance and resolution in a compact system. Although there is a wide variety of scalar processors available today, none are as efficient as the combination of the scalar and function-specific processors.

Anthony DiRenzo, vice-president of board products, Array Microsystems, Colorado Springs, CO

72 AUGUST 1992 COMPUTER DESIGN
From out of the blue...

Ixthos introduces:

The IXD7232
Real-Time Signal Processing VME Board

- 150 MFLOPS on a Single 6U Board
- Two IEEE 32-bit Floating Point ADSP-21020s
- High Data Throughput — up to 100 MBytes/s
- Variety of I/O Mezzanines — Analog and/or Digital
- Reconfigurable Global Memory
- Versatile Parallel Pipelining on/between Boards
- Comprehensive Software Support

VME Solutions for Advanced DSP

Ixthos, Inc. • 12210 Plum Orchard Drive • Silver Spring, MD 20904-7801 • (301)572-6700

CIRCLE NO. 42
SIGNAL PROCESSING BOARDS

While RISC-type processors will continue to be great fits for a variety of applications, new chip designs and dramatic improvements in software and design tools continue to make inroads into many would-be RISC applications. "Many DSP designs veered to RISC because they couldn't find full-function ANSI C compilers," says Bill Maxwell, president of Quantiwave (Marlborough, MA).

Maxwell cites the example of a designer using an i860 for neural network simulation. "Neural nets are basically a lot of multiplies and adds," he comments, "and for this, DSP chips are extremely well-suited. The reason the i860 was used, despite the superiority of DSP over RISC approaches for such neural net simulation applications, was the availability of a full-function C compiler."

But that scenario is slowly changing, as chip makers and third-party software houses start to put the pieces together. While gradual improvements are being made in compilers for AT&T, Motorola, TI, and other families of DSP devices, IXthos' Milrod thinks that the 21020 floating-point chip from Analog Devices (Norwood, MA) has a leg up on most of the other contenders. "I think Analog Devices' C compiler represents a change in the traditional type of compiler design," says Milrod. "The TI and Motorola C compilers, from my perspective, are really hard to use, with a lot of bugs, and haven't been the kind of mature compiler technology that most engineers have come to expect when programming such devices as the 68000 and i860."

"Analog Devices," Milrod continues, "being the last guy to the table, has been able to see the mistakes of the other makers and has kept everything in-house."

Real men don't use Pascal

The tendency to use C compilers for traditional DSP applications is partly due to some old—and not altogether incorrect—notions about assembly code. "The need for writing application code in assembly has largely evaporated, now that good compilers and libraries are available," says Milrod.

Libraries have become so sophisticated, says Anthony Agnello, president of DSP board maker Ariel (Highland Park, NJ), that they not only look at very specific functions such as a DTMF (dual-tone multifrequency) function, but the library cells now provide broader functions, such as an entire V.32 modem." Such libraries, contains Agnello, are easier to use and cover far more applications than those in the past.

But despite the improvement in tools, according to Milrod, "there are many designers and programmers from the old school of DSP. They don't trust the compilers and, even if they do trust them, they believe they won't get any code that's usable. Some of these designers are from the school that insists on the superiority of assembly code." And though the tightest programs will always be hand-coded, there are many around who still believe that "real men don't use Pascal."

"I think that's changing," Milrod adds, "and we're encouraging everyone to write code in C and only break down modules if they have to." Libraries are hand-coded, provide optimized performance for particular applications and now include functions for a very broad category of applications.

But libraries aren't the only portion of DSP technology tuned to a specific function. "There's a growing trend toward incorporating more front-end and back-end functions onto DSP cards, essentially making them more application specific," says Agnello. Most DSP boards have at least some analog-to-digital and digital-to-analog capability, but more and more are including some specialized signal conditioning hardware and software to focus on a specific application.
The new SPARC®2SE has serious crunch power. 30 MIPS and 5 MFLOPS change the definition of single board computer performance. Workstation features? This board is loaded.

If you need I/O, try 10Base-T, Ethernet AUI, SCSI, and VME. Parallel, serial, keyboard, mouse and audio ports get you connected.

Choose SunOS or VxWorks to tackle embedded and critical real time applications. Our MBus architecture is the high speed path for VME data and the only way to track Sun's hot new product moves.

Need more? Two SBus slots turn on a world of graphics and communications options. With 128 Kbyte cache and up to 128 Mbytes of main RAM on-board, no job is too big.

It's simple. When it comes to crunch, the 2SE eats the competition's lunch.
VMEbus digital signal processing (DSP) boards are frequently used as co-processors in DOS and Unix systems to accelerate compute-intensive functions such as graphics, speech analysis and image compression. Increasingly, however, DSP boards are finding their way into embedded applications such as closed-loop control and simulation that require deterministic real-time response.

To address these applications, system designers are beginning to integrate general-purpose CPU and DSP boards under a common real-time operating system in a closed-loop configuration. In a typical scenario, the CPU board acts as a main controller, running the main application program and servicing interrupts. The DSP board serves as a coprocessor, executing compute-intensive tasks and performing data acquisition. Communications and data transfer between the two boards are conducted via interrupts.

DSP boards are ideal for a variety of real-time, closed-loop control applications. Consider, for example, vibration cancellation for an active suspension. These applications require the DSP to simulate the piezo motors that control the structure. The effectiveness of the DSP's response can be determined by using the DSP to simulate the piezo motors and compute the control signals that compensate for vibrations in the structure. When the structure vibrates, a laser interferometer supplies the CPU/DSP board tandem with position information for the structure. The DSP, in turn, translates the position information into compensating signals for piezo motors that control the structure.

DSPs are also ideal for real-time simulation. The effectiveness of a sonar system, to take one example, could be determined by using a DSP to simulate an active suspension used to house a space-based telescope. In such an application, the DSP would be used to generate motor control signals that compensate for vibrations in the structure. When the structure vibrates, a laser interferometer supplies the CPU/DSP board tandem with position information for the structure. The DSP, in turn, translates the position information into compensating signals for piezo motors that control the structure.

DSPs are also ideal for real-time simulation. The effectiveness of a sonar system, to take one example, could be determined by using a DSP to simulate an active suspension used to house a space-based telescope. In such an application, the DSP would be used to generate motor control signals that compensate for vibrations in the structure. When the structure vibrates, a laser interferometer supplies the CPU/DSP board tandem with position information for the structure. The DSP, in turn, translates the position information into compensating signals for piezo motors that control the structure.

Because each of the DSPs is treated as a separate device, it's possible for multiple DSPs to communicate with multiple host processors simultaneously. The host can transmit any data associated with the interrupt by writing to either the DSP's parallel I/O port or to the V32C's shared memory, which is mapped into the VMEbus and host processor's address space.

CPU/DSP communications

The principal challenge in combining VMEbus CPU and DSP boards is providing for high-speed, two-way, deterministic communications between the boards. Ensuring real-time response for host-to-DSP communications is relatively easy for two reasons. One is that DSPs provide fast interrupt handling because they don't have to save as much context as general-purpose microprocessors. For example, when the AT&T DSP-32C receives an interrupt on one of two interrupt pins (one for high, one for low priority), it automatically saves the state of its arithmetic unit and pipeline into shadow registers. At the same time, the DSP vectors to an interrupt service routine that resides on an on-chip, relocatable exception table. Both operations occur in a single clock cycle.

If the handler for the interrupt is simple enough—for example, a serial I/O port read—then it can be incorporated directly into the two-word exception table entry. More complex handlers can be implemented by inserting a jump instruction to a location in the DSPs on-chip RAM into the table entry.

DSP-to-host communications

Ensuring real-time response for DSP-to-host communications is more challenging, because the host typically runs multiple tasks under the control of a multitasking OS. Consequently, the handler for the interrupt may have to wait, depending on its relative priority and the task that was executing at the time of the interrupt.

In a conventional Unix system, for example, the handler must wait for the current task's time slice to expire. Moreover, because the user can't set the handler's priority (Unix sets the priority based on the system load and the task's prior run time), there is no way to ensure that the handler will be executed in a timely manner, even after the CPU becomes available.

Real-time operating systems such as HK Lynx and VxWorks simplify matters because they are pre-emptive and enable users to set the handler's priority. With HK Lynx the programmer implements the handler as a task, which waits on a location in memory known as a semaphore. When the DSP board sends a VMEbus interrupt, an interrupt service routine clears the semaphore, which causes the thread to be placed on the active task list. By setting the thread's priority higher than that of the system's others processes, the programmer can ensure that the thread will be serviced as soon as the CPU becomes available.

By integrating a DSP board with a CPU board, designers can address compute-intensive applications that are beyond the reach of conventional CPU boards. At the same time, integrating them under a common pre-emptive, real-time OS with support for user-definable priorities lets them forge a real-time link that opens a broad range of closed-loop, real-time applications.

Steve Tesmer, DSP product marketing manager, Heurikon, Madison, WI
Coming in October from COMPUTER DESIGN...

The Official
ANALOG & MIXED-SIGNAL DESIGN CONFERENCE
Show Guide

COMPUTER DESIGN and the Analog & Mixed-Signal Design Conference team up to provide you with a complete Show Guide package before and during the show.

The Analog & Mixed-Signal Design conference, jointly sponsored by COMPUTER DESIGN and Miller Freeman Publications, is the only conference of its kind to focus on the needs of designers involved with high-speed digital designs and mixed digital/analog designs at the board and ASIC levels. The Show Guide for the conference will have major added-value editorial—a directory of standard analog IC vendors, analog and mixed-signal ASIC vendors and CAE/CAD tool vendors—to underscore the conference's emphasis on mixed-signal board and chip design. This directory provides an opportunity for companies not exhibiting at the conference to reach COMPUTER DESIGN readers who have an interest in analog and mixed-signal design.

The Guide: A complete show, events, and area directory including:
- Comprehensive Floor Plan
- Technical Course Catalog
- Official Exhibitor Directory
- Area Entertainment Guide

Value-added Editorial: COMPUTER DESIGN's directory of standard analog IC vendors, analog and mixed-signal ASIC vendors and CAE/CAD tool vendors.

Distribution: Full distribution at the Analog & Mixed-Signal Design Conference

Plus

Additional distribution to all pre-show registrants.

Issue Date: October 1, 1992

Pricing: $800 Per Black & White Page — $1,000 for 4-Color Page.

Closing: September 4, 1992
This tendency toward application-oriented approaches is epitomized by Data Translation's (Marlborough, MA) DT 3801 instrumentation board. Based on a TMS320C40 and designed as a total test solution, Data Translation's device includes an analog waveform digitizer subsystem for analog signal input, an analog waveform synthesizer subsystem for analog signal output, a dynamic digital input subsystem, a dynamic digital output subsystem, and host communications over a standard bus.

But Data Translation's instrumentation isn't the only place application-specific DSP boards are showing up. "Ariel, for example," offers Agnello, "makes two very application-specific products, its Speech Station and Sys ID boards." The Speech Station, he says, is a speech spectrogram analysis board that lets speech researchers use a spectrogram, cut and paste speech segments and give both FFT (fast Fourier transform) as well as LPC (linear prediction coding) analysis.

Sys ID is an FFT-based, two-channel device that outputs a stimulus, such as a chirp, that's programmed by the user. The board then records the system's response on one or both of its input channels and examines the complex frequency response. The board outputs the stimulus synchronously and repeatedly so that it can do time-domain averaging. Any spurious noise in the system is uncorrelated and tends to disappear, while the signal tends to be reinforced. This lets the board provide measurements with dramatic dynamic range—exceeding 100 dB. The technique, according to Agnello, is widely used for everything from monitoring hair cells inside the cochlea of the ear to measuring the vibration of suspension bridges.

Ixthos has taken a somewhat different approach to application-specific boards. "We've created our own mezzanine standard, which we call the IXI bus," Milrod says. "It's essentially a pinout of the data bus of the AD21020 with some of the flags, interrupts and control signals. We've made that available to users, and we, as well as some of our customers, have developed a number of front- and back-end signaling add-on cards." Ixthos has just introduced one such board with four Analog Devices AD1849 sound port chips. These are signal-conditioning chips, each of
which includes a codec, two 16-bit inputs, two 16-bit outputs, gain control, attenuation on output, anti-aliasing filters, and sigma-delta capability for programmability. In addition, to foster more pre-conditioning, the card features a 2101 fixed-point processor to do any pre-filtering or post-processing and take the load off the host floating-point DSP.

There's little question that DSP technology will continue to find uses in specialized areas with needs for traditional signal processing. These needs are addressed by general-purpose as well as special-purpose boards, including both RISC- and DSP-based products. But such special applications are just the tip of the iceberg. DSP boards are starting to emerge in an ever-broadening range of applications. With new software tools, it's now easier to design vector processing systems with DSP than it is with RISC machines. And it's easier to link several DSP chips together—for example, TI's 320C40—than it is to join other RISC-based processors.

DSP technology is also starting to gain a foothold in the embedded control area, as well as finding use as an intelligent UART. Some applications are taking the technology to extremes, using DSP-based boards as CPUs. But these developments are just a beginning, and as semiconductor companies leapfrog each other with processor developments, even more applications for DSP technology will emerge.

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.

Analog Devices
(617) 461-3821 Circle 201

Ariel
(908) 249-2900 Circle 202

Array Microsystems
(719) 540-7944 Circle 203

Communication Automation
and Control, Inc
(215) 776-6669 Circle 204

Data Translation
(508) 481-3700 Circle 205

Heurikon
(608) 831-8900 Circle 206

Ixthos
(301) 572-7801 Circle 207

Mercury Computer
(508) 455-3100 Circle 208

Quantumwave, Inc
(508) 481-9802 Circle 209

Spectrum Signal Processing
(604) 421-5422 Circle 210

For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.
Making your 24 bits better.
That's AT&T "Customerizing."

"Customerizing" means being ready today with a total 24-bit graphics solution—a complete package to enhance your multimedia PC applications.

It's an industry first from AT&T Microelectronics. A true-color graphics chip set with complete driver support, including 24-bit window drivers. Today!

Developed to give you one-stop, hassle-free, true-color shopping. And priced to take a surprisingly small bite out of a PC design budget.

16 million colors

Offering quick and easy implementation, our chip set includes a True-Color VGA Controller and highly-integrated RAMDACs.

This high-performance system, capable of generating over 16 million colors, makes possible a virtually unlimited range of shading possibilities.

The system also delivers photographic-quality graphics display, provided by an AT&T True-Color VGA Graphics Controller that supports resolutions as high as 1024 by 768.

Integrated Solution

AT&T's chip set is designed for a 5-chip motherboard that consumes only 30 square centimeters, and incorporates two memory devices.

Flexibility? AT&T's chip set offers three RAMDAC options—24, 16/18 and 8/6 bit—so you can differentiate your application with various price/performance points.

Development time? Our complete manufacturing kit helps you sharply reduce design-in time and cost.

For more on how you can give your product a 24-bit edge at the lowest possible system cost, just give AT&T Microelectronics a call at 1 800 372-2447, ext. 903. FAX: 215 778-4106.

(In Canada: 1 800 553-2448, ext. 903)
We're Proud to say we're Under the Gun.

The Fire Control Processor for the M1A2 Abrams Main Battle Tank: one example of Vista Controls' fully mil-qualified RISC-based board-level systems solutions for fire control and gun stabilization. Being manufactured today.

A Cost-Effective Solution...Now
If your system requires NDI (non-developmental item) MIL-SPEC VME/SAVA/1553 boards and chassis, then Vista Controls can supply your needs. Our RISC-based products typically take the place of two to three CISC-based boards, resulting in significant system cost savings. Vista's NDI hardware and software shorten your leadtime, lower your costs, and reduce your risk—let our RISC lower your risk™

Validated ADA and C
SAVA and 1553
Radiation Hardness
Control Systems
Real-time Kernel
IFTE Test Interface
ATR Chassis
Real-time Communications

With Quality and Support Built-in
Vista Controls' engineering and software expertise in fire control, real-time communications, and control systems will provide you with complete turn-key systems solutions all the way from concept and systems integration to full production.

Whether your system operates on land, in the air, or on the ocean, Vista Controls stands ready to supply you with the highest performance VME cards available for fire control, communication, and control systems.

Ready to go under the gun...for you.

VISTA CONTROLS®
HIGH PERFORMANCE MILITARY CONTROL SYSTEMS
Valencia, CA 91355 • (805) 257-4430
Total Systems Integration™

CIRCLE NO. 50
Making the 400-MHz computer a reality

After clock distribution and caching architectures, the design of high-speed digital systems demands careful component selection and attention to physical layout.

Stephan Ohr, Contributing Editor

It's no secret that the high-performance workstations of today—especially the RISC machines—are based on the supercomputers of yesterday. The vector processor Seymour Cray designed for Control Data Corporation embodied all the principles we've come to associate with RISC microprocessors: a simplified instruction set, a register pipeline for instructions and data and an extremely fast clock. In fact, Cray built a huge register chain around the CPU because he regarded main memory, with its addressing, access and refresh cycles, as oppressively time-consuming.

Today's computer designers are building personal computers and graphics workstations that embody the same assumptions: avoid addressing memory, do as much work as you can with a fast SRAM cache and, if you really want performance, keep your clock cycles as short as possible. PCs which use a 50-MHz clock are starting to feel commonplace, and already we're starting to hear
about “clock doublers” which let a CPU run twice as fast as its bus interface—not to mention Intel’s P5 and MIPS’ R6000, which run at 66.7 MHz, and the high-end Sparc processor that’s being designed to run at 80 MHz. What’s more, technologists at Intel’s workgroup computing division (Hillsboro, OR) believe the technology exists to build a 50-million-transistor microprocessor running at 400 MHz, and that desktop PCs embodying such technology will be commonplace by the year 2000 (see “Toward a 400-MHz, 50-mil­lion-transistor microprocessor,” p 86).

There’s no question about what we’ll do with all that processing power. The problem is what these ultra-high clock rates may do to our designs.

Memory and I/O buses may not be able to run at the same speed as the CPU, forcing us to design computers as concentric circles, hierarchically organized according to data transfer rates. We may need to develop and harness specialized IC technologies to ensure that all components run at the same speed—at least within the same circle. And unless we want to make new contributions to the already crowded radio frequency bands, we’ll need to pay much more attention to physical layout.

Three paths to success

The success of a high-speed design, then, is pegged on three issues. Architecture is the first concern. You need to control what happens at each clock cycle—what system elements need to be closely tied to the system clock and what elements can function asynchronously. Specialized high-speed components will be applied to clock distribution and to the interfaces between processor and cache, cache and main memory. In fact, one significant trend is the emergence of processor-specific SRAM components.

Next, component selection will be an issue at very high clock rates. You’ll need to choose between systems that utilize high-speed CMOS and those that use a bipolar technology such as ECL. The logic levels of the two technologies aren’t compatible, and level translators will consume clock cycles and power. BiCMOS will be used to facilitate higher fanout loading rather than to increase speed, and digital GaAs will have a place in mainframes and minis—as well as in supercomputers.

The third issue is physical layout, and the design tools which help vi-

However, will need to contribute models showing the effects of lead length and package type on the performance of their parts.

Integration reduces delays

If there’s a single goal for high-speed design, it can probably be expressed as the need to keep propagation delays short. Computer system architectures, as a consequence, will take advantage of the high levels of semiconductor integration as a means of reducing the interconnect delays that result in moving a signal chip-to-chip. According to Hal Dozier, vice-president of advanced development at supercomputer maker Convex Computer (Richardson, TX), the level of IC integration was key in his company’s decision to use gallium arsenide (GaAs) devices in the company’s high-end C-3 computers.

There are two models in the C-3 series, the C3800 and C3400, each configured with up to eight parallel processors. While both machines will do the same job—they’re binary compatible, in fact—the peak rating for a C3800 performing 64-bit, double-precision, floating-point operations is about 1 GFlops (960 MFlops, to be more precise). The peak rating for a C3400 performing the same operation is 400 MFlops. The differences between the two models are a function of their instruction cycle time: the C3800 is a GaAs machine with a 16.7-ns cycle time, the C3400 is a BiCMOS machine with a 40-ns cycle time.

Dozier was the project chief on the C3800, which was built with GaAs parts from Vitesse Semiconductor (Camarillo, CA). There were two advantages to using the Vitesse parts, he says. First, the interface circuitry is very similar to ECL, which provides 1-V logic swings, from -0.8 to -1.8 V. This avoids the need for level-shifters, and makes for an easier transition from the earlier C-2 to the C-3. Secondly, Vitesse offered a relatively high level of integration for GaAs parts. “Vitesse did an excellent job of pushing GaAs density up,” says
The obvious consequence of reduced ionization of a commercial desktop PC with frequency will depend upon advances in packaging, and design techniques—but not one of these areas will present a substantial impediment to the construction of a commercial desktop PC with an aggregate performance exceeding 2,000 Mips. Machines such as this should be available in volume by the end of the decade.

Semiconductor process technology has accounted for the dramatic increase in transistor budgets and clock frequency scaling over the past 20 years. Geometry reduction has been used extensively since the early 1960s to simultaneously improve chip density and device performance. Advances in lithographic and dry etching techniques have already reached the submicron level, improving the density of transistors per unit area at a rate of 25 percent per year.

### Transistor count still doubling

The obvious consequence of reduced transistor geometry and increased die size is that the total number of manufacturable transistors per die is increasing—at a rate of about 40 percent per year. This rate falls within Gordon Moore's 1975 prediction, which called for a doubling of transistors every two years. This suggests that logic devices with 50 to 100 million transistors will be manufacturable by the end of the decade.

A 50- to 100-million-transistor device operating at 400 MHz must also clear new hurdles in packaging and power management. The power dissipation of a microprocessor, for example, increases with the square of its operating frequency, so this end-of-decade microprocessor may require more power than we can economically provide.

Several trends, however, are likely to alleviate this dilemma. Power supplies will move from the current 5.0 V to 3.3 V, and possibly even to 2.5 V to 1.8 V by the end of the decade. This will reduce the power, both internally to the chip and in the input and output buffers. The reduced supply voltage also means smaller voltage swings for signaling, enabling higher-speed operation. The input and output buffers will continue to drive the external "real-world" capacitance. For this reason they'll have to be very much larger than the microprocessor core transistors and won't be able to operate at the core's frequency.

Reduced parasitic capacitance packaging will also be required. One possibility may be to mount the microprocessor die onto a silicon substrate that has matched impedance drivers built into it. Finally, local refrigeration techniques may be needed to extract power dissipated by the microprocessor. It's important to note that CMOS, when cooled, increases in speed; this may yield even higher performance.

A 50- to 100-million-transistor device, operating reliably in a cooled, special package at 400 MHz, will pave the way toward higher levels of addressability and data size. Microprocessors have moved quickly from the original 4-bit 4004, to 8 bits, 16 bits and 32 bits. This follows similar trends in minicomputers and mainframes.

There's also been a migration of architectural and system features onto a single die. For example, mainframes had support for memory management through the 1970s, when paged virtual memory was introduced with the VAX minicomputer; these features have now migrated into the microprocessor. Data transfer between the processor and memory is an important bottleneck in computer designs. IBM introduced the cache memory with its 370 series of mainframes, and this feature too has been integrated into the microprocessor.

Based on this trend toward including and integrating architectural features, let me propose a new law of computing: "Every concept proven useful in mainframes or minicomputers has migrated or will migrate onto the microprocessor." There's been much discussion lately about RISC technologies—simpler, faster instructions, superscalar architecture and pipelining.

These techniques were pioneered for the mainframe and minicomputer, and all are expected in the microprocessor shortly.

### Decoupling the CPU

As clock rates continue to increase, the need to decouple the CPU core speed from its external bus speed is becoming essential. This technique has, again, been used with mainframes, and was recently introduced with the 'speed-doubled' Intel 486 DX2 microprocessor, whose CPU core, internal cache and write buffers operate at 50 MHz while the bus operates at an easy-to-design 25 MHz. Expect to see multiple clock divisors in the future, with the 400-MHz frequency only visible to the CPU core, while external frequencies are in the range of 50 MHz to 100 MHz.

Running the microprocessor core at a higher frequency than its external bus can create performance bottlenecks if the core makes excessive demands on the bus unit. Cache memory filters many requests for system memory, but only simple write-through caches have been implemented on microprocessors to date. An increased transistor budget will let a larger, higher-performance write-back cache be implemented.

A conservative estimate of the size of a general-purpose CPU is about four million transistors. This estimate is based on increasing transistor counts to include various microarchitecture extensions for a 64-bit processor and compatible floating-point unit, such as cache for branch targets, multiple execution units, larger page-translation buffers, and stack-top caches. Such a CPU should perform at approximately 700 Mips at 400 MHz. Within our budget of 50 million transistors, we could include four of these CPUs, each with a 256-kbyte cache, a special-purpose graphics unit, two vector units—and still have two million transistors left to implement a designer-friendly bus interface unit.

Very high-frequency design will be contained within the microprocessor component itself, but there will still be many design challenges to support its external bus. The high-frequency, cache-coherent, multiprocessor system bus of today will become the component bus of tomorrow.

Pat Gelsinger, general manager of microprocessor division six, Intel, Hillsboro, OR
An Object Less
For Absolutely Pr

The MACH™ Family From AMD:
The Fastest, Most Predictable High Density PLDs Available Today.

Oops! You’re a couple of nanoseconds shy this
time, and it’s going to hurt. Perhaps next time you’ll
choose a more predictable
vehicle. And the most predictable
high speed, high-density PLDs
available are the MACH family
from AMD.

Only the MACH Family offers
you worst case delays of 15ns* or

<table>
<thead>
<tr>
<th>Model Number</th>
<th>Equiv. Gates</th>
<th>Macro Cells</th>
<th>Max. Delay</th>
<th>System Speed</th>
<th>I/O Pins</th>
<th>Hard-Wired Option</th>
</tr>
</thead>
<tbody>
<tr>
<td>MACH 110</td>
<td>900</td>
<td>32</td>
<td>12ns</td>
<td>66.7 MHz</td>
<td>44</td>
<td>MASC 110</td>
</tr>
<tr>
<td>MACH 210</td>
<td>1800</td>
<td>64</td>
<td>12ns</td>
<td>66.7 MHz</td>
<td>44</td>
<td>MASC 210</td>
</tr>
<tr>
<td>MACH 120</td>
<td>1000</td>
<td>48</td>
<td>15ns</td>
<td>50 MHz</td>
<td>68</td>
<td>MASC 120</td>
</tr>
<tr>
<td>MACH 220</td>
<td>2400</td>
<td>96</td>
<td>15ns</td>
<td>50 MHz</td>
<td>68</td>
<td>MASC 220</td>
</tr>
<tr>
<td>MACH 130</td>
<td>1800</td>
<td>64</td>
<td>15ns</td>
<td>50 MHz</td>
<td>84</td>
<td>MASC 130</td>
</tr>
<tr>
<td>MACH 230</td>
<td>3600</td>
<td>128</td>
<td>15ns</td>
<td>50 MHz</td>
<td>84</td>
<td>MASC 230</td>
</tr>
</tbody>
</table>

*In applications with a full 16 product terms. Every MACH part is specified using real-life conditions with all outputs switching.

less. Because MACH parts are essentially PAL® devices,
just like the kind you already know. Not some hybrid
PLD/FPGA, where you don’t know
how it performs — until it’s too
late. So you don’t have to guess
your delays or clock speeds, you
just read them right off our
datasheet.

But they’re not just ordinary
PAL devices. They're bigger and better, with densities ranging from 900 to 3600 gates, all in our submicron CMOS technology.

Nor will you face unpredictable delays when you order. Because the entire MACH family is now shipping in volume.

Working with them is equally predictable. You don't have to learn any new techniques, just use the software and test equipment you already know. Like ABEL, CUPL, OrCad, and others. Not to mention the software and support from over 20 FusionPLD vendors—all prepared to bring your products to market on time.

And each MACH part can migrate easily to a pin-compatible, hard-wired MASC™ counterpart for high volume. So you can get the volume you need, without redesign, NRE, or unforeseen delays.

So call AMD today at 1-800-222-9323. And let the MACH family make your design cycle a whole heck of a lot safer.

Advanced Micro Devices

© 1992 Advanced Micro Devices, Inc. 901 Thompson Place, P.O. Box 3473, Sunnyvale, CA 94088. PAL is a registered trademark, and MACH and MASC are trademarks of Advanced Micro Devices, Inc. All brand or product names mentioned are trademarks or registered trademarks of their respective holders.
Dozier. "With 20,000 to 30,000 gates per chip, it's almost as dense as ECL."

Supercomputers such as the Convex C-3 are essentially vector processors, in which one or two instructions operate on an extremely long set of operands (a number string). The key to keeping the data moving through the CPU is to "bump it" register to register. The long set of operations (a number string) are used for instructions and data, and "subcaches"—cache tag RAMs (T-RAMs)—are used to keep track of the information in cache.

**Running at different speeds**

To be sure, not every part of a system needs to run at the same speed. But those parts of a system that long register chains, Dozier explains, the length of the interconnect path between chips can impose unwanted delays. By using GaAs chips with a high level of integration, the interconnect delays can be minimized.

Similar principles are showing up in the design of new-generation workstations and PCs. As is the case with supercomputers, new designs in these areas must deal with extremely short clock cycles. Workstations also make the supercomputer-like assumption that main memory accesses are slow and are to be avoided until absolutely necessary. Unlike supercomputers, however, workstations must reflect more of a general-purpose architecture, in which many different instructions are loaded and executed in rapid succession. The long register chains of the vector processor are replaced with shorter pipelines. Large caches are used for instructions and data, and "subcaches"—cache tag RAMs (T-RAMs)—are used to keep track of the information in cache.

**Logic-al alternatives**

You can consider alternatives available with standard high-speed logic, such as Fast, fast CMOS technology and similar logic families. With propagation delays in the range of 3 to 6 ns, Fast family logic can be used in the datapath as latches, buffers and registers. But there's a problem with using Fast family parts for clock distribution, according to Randy Frederick, who manages the FCT family for Integrated Device Technology (IDT—Santa Clara, CA).

In principle, these parts have a clock skew specification as small as 500 ps. The problem is that this spec is contingent on the ambient temperature of the device, and even min-max figures for clock skew will produce widely divergent results without temperature derating. A better solution, suggests Frederick, is to use a dedicated clock driver, in which clock skew is specified edge-to-edge as well as part-to-part.

Low-skew clock drivers, such as the IDT49FCT805/806, provide multiple outputs with controllable phase relationships. The maximum skew between clock outputs from the same package is specified as 1 ns. The maximum skew between connected drivers in different packages is 1.5 ns.

Another clock control technique is to treat the clock generator and each
Caching schemes for data and instructions are among the available techniques for improving workstation and personal computer performance. Yet increases in processor clock rates have made system design more difficult by taking away much of the timing margin necessary for reliable operation. Architectural techniques that provide zero-wait states at 25 and 33 MHz, such as interleaved cache banks, may prove troublesome at 50 MHz and above. Not only is there a loss of granularity, but the asynchronous SRAMs become more expensive and the control logic becomes difficult to implement. One evolving solution to this problem is novel cache components, such as processor-specific SRAMs.

Timing margin problems are most acute in the datapaths that are close to the processor. While clock rates for mainstream systems are up to 40 MHz, more sophisticated designs are being implemented at 50, 67 and even 75 MHz. Some processors—for example, the Intel 486 DX2 and the MIPS R4000—even use internal clock rates that are twice the frequency of the external bus clock. And one version of the Alpha-Micro from Digital runs at three times the external bus clock. This clever design technique builds very high-performance systems, while maintaining practical costs for both the interface and external components.

Faster clock rates

Whether the external interface follows a straight or submultiple clocking scheme, increasing clock rates leave very little timing margin near the CPU. A 50-MHz clock, for example, allows only a 20-ns cycle time. The 67- and 75-MHz interfaces provide 15- and 13.3-ns cycle times respectively. Asynchronous SRAMs have benefited from advances in submicron CMOS and BiCMOS, which have produced 32k x 8 and 64k x 4 devices which operate at 10 ns, and 128k x 8 and 256k x 4 devices which operate at 15 ns. The price premiums associated with these parts, however, may be prohibitive for most desktop computers. Frequently, the only economical way to implement a cache at these cycle rates is with specialty memory or processor-specific SRAM components.

Although some high-speed processors, such as the MIPS R4000 and Hewlett-Packard’s Precision Architecture, offer flexible interfaces that can take advantage of asynchronous fast SRAMs, many other systems clearly benefit from the processor-specific approach. Examples of processor-specific SRAMs include 32k x 9 devices for the Intel 486 and P5, 16k x 16 devices for older versions of the Sparc, 128k x 9 for newer versions of the Sparc, 32k x 9 SRAMs for the Motorola 68040, and 16k x 9 x 2 or 8k x 20 SRAMs for the MIPS R3000/3500. The speeds of these processor-specific SRAMs vary between 10 and 25 ns, but the real story is that generic SRAMs would have to work much faster to perform the same task.

Speeding up SRAMs

As an example, consider what happens with the 50-MHz version of Intel’s popular 486. To guarantee zero-wait state operation during burst reads, a sub-10-ns cache SRAM is needed—a difficult proposition for 32k x 8 SRAMs, the preferred 486 secondary cache components. Of the nominal 20-ns cycle time, 5 ns are taken as the propagation delay of a PAL counter delay, 4 ns are required for setup, and 2 ns are lost with skew and derating. The SRAM cache must operate in a 9- or 10-ns window.

Some SRAM manufacturers have attacked the problem by incorporating the burst counter inside the SRAM, bringing back 4 or 5 ns and relaxing the required access time to approximately 14 ns. This strategy minimizes component count by eliminating the typical expensive external PAL, and can reduce the cost of cache SRAMs in many systems.

Another alternative which supports zero-wait state writes in the 486 architectural environment is to integrate self-timed write logic inside the SRAM. Since writes are completed internally and referenced to a clock edge, the need to operate from an asynchronous write pulse is eliminated.

The result of this process is the transformation of an ordinary fast SRAM into a tightly coupled, processor-specific component that solves a number of speed-related problems for the designer—and the establishment of a new set of specifications. Since the internal timing logic now operates synchronously with the cache memory, the key design parameter is no longer access time (Tad), but rather clock-to-data time (Tcd). Tcd for 486-specific cache SRAMs is as fast as 10.5 ns, making them useful for 67-MHz systems, where the need for tailored cache SRAMs is even more critical.

Cache tags are yet another example of specialized SRAMs that facilitate the implementation of no-wait state caches in 50-MHz systems. These very fast SRAMs incorporate an address comparator on-board that permits the quick identification of blocks inside the cache. The critical parameter here is Tadm—address-to-match. Cache tags are now available in Tadm speeds as fast as 10 ns, and in sizes as large as 8 kbytes.

RISC processors also benefit from the use of tailored SRAMs. The MIPS R3000 and R3500, for example, use split external instruction and data caches. At 40 MHz, both cache banks are accessed within the 25-ns clock period; the address for each cache is latched on alternate clock edges. A bus contention problem emerges, however, as one bank is enabled while another is disabled, which increases pressure for faster access speed. A typical cache implementation uses 30 16k x 4 SRAMs with a speed of 7.5 to 8.0 ns—a costly solution that utilizes substantial board space. New bicameral (two-bank) MIPS-specific 16k x 9 x 2 SRAMs eliminate the bus contention problem, while reducing the necessary access time to 12 ns and the parts count to seven components. The approximate space savings is 70 percent, and the cost reduction is easily 70 percent.

The future introduction of more processor-specific SRAMs and fast logic building blocks will continue to track increases in processor clock rates.

Manuel Alba, strategic marketing and applications manager, Integrated Device Technology, Santa Clara, CA
branch of the distribution system as a transmitter-receiver combination, and to regenerate the clock pulse at each branch using a phase-locked loop to capture the original clock pulse. Such a regeneration scheme, recently introduced by Vitesse, lets multiprocessor systems—hypercube architectures, for example—be synchronized to the same clock. Maximum clock skew for multiple connected Vitesse parts is 1.25 ns.

Intel's OEM computer group, which manufactures PCs for companies such as Digital and Unisys, is using a similar "copy clock" technique in its modular, scalable PC architecture, although it doesn't foresee the use of GaAs in its PCs. Intel's clock distribution scheme insists that all elements of the CPU and cache subsystem run synchronously. Ordinarily, asynchronous elements, such as the memory and I/O subsystems, are synchronized to the CPU by regenerating the system clock—across the backplane of the PC, if necessary.

**Timing is almost everything**

Like clock skew, the timing relationships between the CPU and cache remain critical in a high-speed system. The cache is intended to replicate information that's in main memory, but it makes it easier—by making it faster—for the CPU to get to this information. The cache typically has two elements: a small, ultra-fast cache tag which determines what's in the cache, and the cache itself, a larger entity which replicates information that's in main memory. The speed of the cache tag RAMs, or T-RAMs, is most critical. T-RAMs are typically 8k × 8 bits, and have a clockless (asynchronous) 10-ns access time. The SRAMs used for caching are somewhat larger, and use access times defined by the system clock—for example, 20 ns for a 50-MHz clock—but aren't necessarily synchronous with it.

While the Convex C3800 supercomputer uses self-timed SRAMs—5.5-ns devices—as the crossbar to vector memory, these devices tend to be too expensive to use as cache memory in workstations and PCs. Workstation and high-performance PC designers, as a consequence, are coming up with what Manuel Alba, strategic marketing and applications manager from IDT, calls "architecturally creative" solutions to cache timing problems. For example, T-RAMs and cache memory SRAMs specifically optimized for 486-based systems are beginning to appear. Ordinarily, the 50-MHz 486 allows a 20-ns access cycle. Because the 486 has its own on-chip cache, any secondary cache would be used for data writes to memory. A processor-specific SRAM such as the IDT71B589 uses self-timed write cycles. The organization of the SRAM is 32k × 9 bits, and it offers what's called a 'clock-to-data' parameter (metric) of 14 ns. (The IDT71B589 offers a 10.5-ns access in BiCMOS.) The major advantage of these parts over conventional SRAMs is that all the functional blocks—all the signal generators—necessary for a 486 processor to write to an SRAM cache are incorporated in the specialty SRAM.

A similar part, a cache device for the MIPS R3000 RISC microprocessor, is the IDT71B229. This part provides a divided “bicameral architecture” (16k × 9 × 2) in which the cache is used for both instructions and data. It lets you simultaneously access both parts of the cache with no wait states at 40 MHz. The only alternative to the convenience of architecturally creative solutions such

---

**Diagram:**

(A) Read timing with ATT7C157 cache RAM

(B) Read timing with fast SRAM and external registers and latches

---

Processor-specific SRAMs, such as the ATT7C157, a 16k × 16 bit cache RAM optimized for Sparc applications, include on-chip address registers and data latches. Cache data can be written within 20 ns from the first clock edge (see A). General-purpose SRAMs, in contrast, provide a narrower 8- or 9-ns window in which to write cache data (see B).
HOW MANY AMPS DOES IT TAKE TO POWER YOUR PRODUCT DEVELOPMENT?
FROM IDEA TO MARKET.
The resources you need for that journey, especially with today's tight development schedules, can tax even the largest companies. AMP can help make your trip to market easier, and faster.

Our capabilities today go far beyond connectors. They include interconnect design, analysis, simulation and validation, systems development, and packaging design. And unequalled production experience in everything from 'metal-and-plastic' to heavy machinery, precision optics to SMT boards to complete plug-and-play systems.

If you're concerned with reducing time to market, dealing with higher clock rates, coping with shrinking envelopes, and generally keeping pace with fast-changing technologies and design methodologies, look into what AMP has to offer, today.

AMP DESIGN SERVICES: EDA TO THE MAX.
One of the toughest jobs you face is analyzing and proving your initial design, and performing board placement and routing. We'll take you from
schematic or logic diagram all the way to a valid software first article.

Our comprehensive EDA toolset includes current, state-of-the-art software programs, and our own interconnect and device models—developed specifically for critical aspects of current design such as net simulation, timing verification, analog transient noise effects, system impedance, and transmission line layout rules.

Talk to AMP early in your design cycle, and we’ll put you on board faster—with flexible service offerings that range from help with specific problems to complete project management. Tap us for the years of experience we’ve put into engineering under critical electrical, mechanical, power, thermal,
and manufacturing constraints. And shave a lot of time-to-market and development cost off your project.

AMP FABRICATION SERVICES: MAKING IT REAL.

Major elements of your job that add up to major time include printed circuit boards, backplanes, card cage design and fabrication, and systems packaging. Our help here can put you ahead of the crowd and let you spend that time on your real business.

Packaging is a crucial element of systems models speed simulation; performance, and our modelling, simulation, power and thermal analyses, and noise budget balancing are crucial for packaging success. When you're ready, our manufacturing experience—from clean room to global shop floor—can pay off at any level you choose: board, sub-system, or finished product.

Look to AMP for the help you need to meet tight production schedules and narrow market windows, and the resources you want to move into next-genera-

THE BIG PICTURE: FROM CONCEPT TO PRODUCTION.

Your program, and your problems, are unique. Your program is yours alone, but your problems don't have to be. We can help in any of the areas we've listed here.

Or let us put it all together for you, and move you from start to finish. Our specialists can bring our services to you anywhere in the world, and coordinate the AMP resources you need to bring your idea into production. Cost-effectively. And on time.

**HIGH-SPEED DIGITAL DESIGN**

as these, says Alba, is to use general-purpose SRAMs with sheer speed (see "High-speed cache design demands novel components," p 89).

**Losing time from the budget**

Without specialized SRAM caches, the timing budget for even a 40-MHz system may be unmanageable. There's a 25-ns window in which to perform a cache write operation, confirms Charles Hochstedler, memory product planning director for AT&T Microelectronics (Allentown, PA). "There's just not a lot of time left to use a generic device in that setting," he explains. Typically, 5 ns is lost to clock skew and interconnect delays. On a standard SRAM system, 6 ns will be lost going through the address registers, and another 5 ns will be lost at the data latch point. This leaves only 9 ns to perform the necessary SRAM access. By putting the address registers and data latches on-chip with the SRAM, suggests Hochstedler, approximately 11 ns can be saved, leaving up to 20 ns to perform the SRAM access. (Also, two $35 parts, such as ATT7C157s, 16k x 16 cache RAMs optimized for Sparc applications, can replace eight $40 8k x 8 standard SRAMs, letting you build a less expensive cache.)

In addition to processor-specific SRAMs, we're also seeing a trend toward cache RAMs organized with wider word widths, says Hochstedler. Previous-generation parts, organized as 32k x 8 (or 32k x 9, if you include a parity bit), needed to be multiplied and clock-synchronized to couple properly with 32-bit processors. Emerging now are parts organized as 64k x 16 (or 64k x 18) for 1-Mbit caches. We'll also see SRAMs that are 128k x 36 for 4-Mbit devices. These wide-word devices minimize the cache parts count, provide easier clock synchronization and optimize timing budgets by reducing the capacitive loading on cache data lines. While high-performance 486-based systems are already utilizing 128k x 36 cache RAMs, 586-based systems will likely use a 72-bit-wide device, Hochstedler speculates. He also thinks the currently used 12-ns T-RAMs will be superseded by specialized 10- or 8-ns devices.

You may still need to construct high-speed interfaces between CPU and cache or register pipelines and the control logic for the pipelines. One alternative is to use custom logic in conjunction with very high-speed SRAMs. For this purpose, you can use very fast PALs, such as those available from Lattice Semiconductor, FPGAs from QuickLogic or standard cells from Bipolar Integrated Technology (BIT).

Inevitably, there is a trade-off between logic complexity and toggle rates. Each layer of logic between input and output can cost almost a full clock cycle in propagating a signal through the device. Simple flip-flops, for example, can be programmed to operate at close to 200 MHz. Johnson counters used for one-shot state machines can operate at up to 150 MHz. The 16-bit loadable counters require one logic cell delay and reduce maximum toggle frequencies to a little better than 100 MHz. Complex sum-of-products state machines require two cell delays rather than one. The four-cell-delay parts—those embodying arithmetic functions, for example—are limited to 40 MHz.

**Speed vs logic function complexity**

At QuickLogic, there's a trade-off between logic complexity and toggle rates. Each layer of logic between input and output can cost almost a full clock cycle in propagating a signal through the device.

**Technology choices**

Because of increased clock frequencies, the technology choices for custom memory arrays and interface logic are more imposing. Higher speeds generally require trade-offs in power consumption and levels of integration. Traditionally, bipolar technologies such as ECL have been preferred for speed, while the main advantage of digital CMOS has been high packing density and low power consumption. GaAs offers extremely high speed, but has been plagued by low levels of integration and has required special interface logic.

This is now changing. Process developments have dramatically elevated the level of integration for GaAs, to over 100,000 gates per chip. ECL densities are also increasing, though not quite at the same rate.

"To me, high frequency is 500 MHz and above, although 50 MHz seems to be the threshold where things get nasty," says Todd Pearson, the strategic product planner in Motorola's logic division (Mesa, AZ). He insists that processor clocking schemes are more important in this frequency range than the technology choices. CMOS, he believes, is useful up to 100-MHz clock rates. Although you can also use TTL at up to 100 MHz, "we try to talk designers out of it," says Pearson.

ECL and GaAs operate in the same high-frequency ranges; the choice of one or the other, Pearson says, will depend on the required power dissipation. For modest levels of integration (MSI and SSI logic), ECL is the best choice. Because of its lower power dissipation, GaAs is a better choice for LSI and VLSI devices. BiCMOS has been coming on and will be competitive with
Projected gate-array and standard-cell integration levels

Process developments have dramatically elevated the level of integration for all technologies over the past few years. GaAs densities, for example, are over 100,000 gates per chip.

GaAs in the 100- to 200-MHz range, but ECL will remain the workhorse technology. This is because clock distribution is the most important single influence on system behavior and performance, and ECL clocks are easier to manage.

Bipolar Integrated Technology (BIT—Beaverton, OR), which specializes in custom ECL circuits and application-specific standard products (ASSPs), isn't convinced the speed-power product necessarily favors GaAs. BIT sees power dissipation of its P201 family of ECL devices as being on the order of 380 µW/gate when operating at 50 MHz—about the same level as the Vitesse FX Series (200 µW/gate) and significantly lower than other ECL processes. BIT product manager Abhi Talwalkar attributes the difference to the small geometries used with the company's P201-series arrays.

One advantage of ECL over GaAs is that it produces 'softer' clock edges. GaAs is one of the few technologies in which a transmitted square wave is still very much a square wave at very high frequencies, but this can be problematic in many applications. Ultra-fast edge rates mean that logic transitions (low-to-high and high-to-low) will be steep—too steep, in fact, for logic systems whose activity depends on capturing a transition or edge.

Rounding off the edges

Fast edge rates were a problem for PEP Modular Computers of Kaufbeuren, Germany (and Pittsburgh, PA), a VMEbus board manufacturer which is pioneering a 400-Mbyte/s serial data transfer mechanism. Called "Autobahn," the transfer technique uses a 1.8-GHz clock to transmit NRZ-encoded data. Two bits are transmitted at every clock cycle—one bit when the clock edge rises, a second when the clock falls. Data is transmitted in 8-bit segments, with a ninth bit inserted as a means of synchronizing transmitter and receiver with a forced logic transition. Because the technique is keyed to transitions, it could easily be confused by sharp transitions or ringing. Early prototypes designed with GaAs were abandoned in favor of Motorola ECL parts, says PEP's vice-president and technical director, Gunter Rücker. The softer

Many manufacturers, among them IDT, are enamored with BiCMOS, and believe that adding bipolar output drivers will extend the usable clock frequency for CMOS devices. Motorola, on the other hand, sees CMOS and ECL as the workhorses for high-speed digital technology. The diagram shows Motorola's view of the technological future.
As computer designers respond to higher performance requirements and shorter clock cycle times, they begin orienting their methodologies and tools toward high-speed design. These methodologies require that the electrical and mechanical design of a circuit be considered concurrently with logic design and simulation to ensure the system functions at its intended speed and is manufacturable. The densities posed by IC, MCM and PCB layouts, combined with the complexity of the underlying logic, mean that an even greater number of physical effects need to be included in the analysis.

Design styles are being reorganized to facilitate the overall verification process. By producing designs that can be mechanically proven to be correct in a straightforward manner—that is, if there's a mechanical process for verifying electrical integrity—this "design for verifiability" philosophy can yield significant benefits in the quality, manufacturability and time-to-market of high-speed digital systems.

### Timing verification

One example of this approach is in the area of timing verification. Modern CPU designs are likely to have many thousands of logic memory elements, such as flip-flops and latches. Each of these must have setup and hold timing constraints satisfied on its inputs under all possible process parameters and operating conditions. Short cycle times force the verification process to include interconnect effects such as transmission line delays. The use of timing simulation approaches will, in general, have limited practical utility for this type of verification. Compared to the number of test vectors required for node coverage in such a fault simulation, the number of test vectors required to stimulate every possible circuit path is huge.

By employing a strictly synchronous design methodology, however, it is possible to utilize static timing verification tools to perform the necessary checks. These tests can be performed rapidly, exhaustively and without the need for test vectors. The use of this type of synchronous methodology is becoming increasingly popular for large, high-speed designs.

Except for the fastest systems, optimizing digital system performance has historically involved a reduction of the propagation delay of the logic elements comprising the system. At higher clock rates, however, interconnect delays increasingly dominate the cycle-time budget. This is becoming true at all levels of the design hierarchy—at IC, MCM, PCB, and system levels—although for somewhat different reasons. At the IC level, loading effects due to metallization capacitance are typically most important, whereas trace resistivity phenomena such as ohmic loss and skin effect are often more dominant for MCMs. At the PCB and system levels, transmission line effects such as signal velocity propagation bounds are typically the limiting factors, due to the large physical dimensions involved.

### Signal distortion, degradation

In addition to accounting for the interconnect issues associated purely with delay, consideration must be given to signal distortion and degradation due to interconnect effects. Such transmission line artifacts as overshoot, undershoot, pedestals, ringing, and multiple threshold crossings are exacerbated by the fast transition times exhibited by very high-speed logic. These effects can strongly influence the behavior of digital circuitry and must be understood to guarantee optimum high-speed operation. At very high frequencies, additional effects such as dielectric dispersion and frequency-dependent losses due to current crowding must be taken into account as well.

The use of transmission line simulation tools as part of the high-speed design methodology can assist in establishing appropriate pre-layout design rules for signal distribution and termination strategies, and can serve as a post-layout signal integrity check on all system nets.

### Analyzing the noise

A third area for consideration in high-speed design is the analysis of noise. Noise can arise from a variety of sources, including intersignal coupling (crosstalk), ground bounce effects and electromagnetic interference. Each of these effects is intensified by the use of high-speed, high-slew-rate logic. Analyzing crosstalk requires parametric analysis and simulation of multiconductor transmission line configurations in the presence of signal transients to determine passive line crosstalk amplitudes. Ground bounce analyses require an understanding of the relationship between output pin transitions and device power/ground lead current transients, resulting in ground and supply voltage shifts due to inductive effects at the leads. High-speed EMI effects can be caused by PCB surface traces acting as miniature antennas and radiating into neighboring equipment.

As with signal delay and distortion, the use of transmission line simulation tools for noise analysis as part of a high-speed design methodology can both aid in the establishment of design rules for such layout parameters as trace separation and maximum parallelism and serve as a post-layout verification step by allowing an exhaustive system-level network simulation.

The effective design of high-speed digital systems can be facilitated, then, by adopting design rules and methodologies that support the automated verification of system performance and correctness as early in the development process as possible. A "design for verifiability" philosophy, used in conjunction with appropriate CAE design and analysis tools, can assist in the timely creation of high-quality and manufacturable high-speed designs.

---

**Lawrence M. Rubin**, president, Quad Design Technology, Camarillo, CA
HIGH-SPEED DIGITAL DESIGN

edges produced by ECL, says Rucker, make it easier to capture data at these ultra-high speeds.

Mercury Computers (Lowell, MA), a manufacturer of vector-processing add-in boards, uses slew-rate control buffers in conjunction with fast Intel PALs. The boards are capable of 320-MFlops peaks, and their PALs are used for datapath control. Even with a modest 40-MHz clock rate, says Mercury principal engineer Bob Frisch, it's important to ensure that wiring delays are allways shorter than transition times. Ordinarily, a high-speed CMOS signal will propagate through a wiring path at a rate of about 1 ft/ns. Heavy fanout loading, however, can slow propagation to about 1 in./ns, creating the possibility of a logic transition occurring faster than the wiring path can propagate it. This will show up as ringing on the signal line. The slew-rate control buffers, however, work to elongate the transitions. "The softer the edge rate," says Frisch, "the better off you are."

"CMOS today is where ECL was two, three years ago," adds Jacob Ben-Meir, a marketing manager in business unit of Mentor Graphics (Wilsonville, OR). He sees CMOS as still being key to more than 80 percent of digital systems. Even with CMOS, though, you're likely to encounter problems with non-terminated devices whose rise and fall times are less than 1 ns. What's more, if you're working at 50 MHz, says Ben-Meir, you still need to look at activity in the 250-MHz range and above because of the harmonics generated by an unterminated 50-MHz signal. Regardless of the process technology used, the design of high-speed systems remains contingent on physical layout.

Invisible monsters

Without careful attention to layout, you get a series of analog phenomena jokingly referred to as invisible monsters. Engineers may confess to seeing spurious signals that appear out of nowhere, clock edges that perpetually shift and logic devices that run hot with only a small fanout loading. At very high frequencies, there are no limits to the precautions that need to be taken to prevent transmission line effects.

The Convex C3, for example, uses a stripline technique which sandwiches printed circuit conductors between two ground planes. The previous-generation supercomputer, the C2, employed a microstrip technique in which the groundplane is used on only one side of the circuit board. The stripline technique, says Convex's Dozier, results in somewhat lower crosstalk.

Intel, to give another example, provides "reference layouts" to help you when working with its 66-MHz P5 processor. The company also provides simulation models which take into account loading and impedance effects.

Toolsets for designing

There are essentially two kinds of design tools required for high-speed system designs—primarily printed circuit and MCM designs. One toolset consists of very sophisticated timing analysis tools. Such modules are built into a tool suite for PCB layout called Visula HPE (for High-Performance Engineering) from Racal-Redac (Mahwah, NJ).

The other category is analog simulation tools: designed to reveal the "invisible monsters" of ringing, crosstalk, ground bounce, and other transmission effects resulting from impedance mismatch, unterminated lines and casual layout. Many of these monsters are a consequence of density and packaging technology, as well as high clock speed. Mentor's Ben-Meir points out that there are up to 600 I/O pins on some of the newest ASIC devices—a high potential for crosstalk.

A majority of layout tools are driven by electrical connectivity rules, rather than physical design elements like lead length, trace width and spacing. Even performance-driven layout tools which often use timing as the criterion for judging performance will be inadequate, according to Steve Carlson, manager of methodology consulting with Synopsys (Mountain View, CA), a maker of IC synthesis tools, if they don't translate timing into physical elements. "I'll debate with anybody who says their timing constraints work better than their physical constraints in determining an optimum implementation," says Carlson. "The real trick is to translate the logic domain into the physical domain."

New-generation PCB layout tools, however, are attempting to provide tighter integration between physi-
cal layout variables and electrical connectivity. The Allegro-PCB toolset from Cadence Design Systems (San Jose, CA), for example, models parasitics generated by analog and high-speed digital board layouts. But designers need to specify parallelism rules—that is, the maximum length of parallel lines allowed to prevent signal crosstalk between the lines. Layout engineers also need to specify layer restrictions—whether a board will be laid out with microstrip or stripline techniques. And they need to specify terminations for high-speed devices and subsystems (see "Tool requirements for high-speed digital systems," p 97).

Mentor Graphics has partnered with Quad Design (Camarillo, CA) on analysis tools for high-speed and high-density board layout. Used in conjunction with Mentor’s Board Station or MCM Station layout tools, Quad’s signal analysis suite is designed to interactively reveal transmission line effects—ringing, crosstalk, noise, and other effects—on particular signal lines. Tool vendors such as HyperLynx (Redmond, WA) are making similar transmission line analysis packages accessible to PC users.

Lossless lines are modeled as inductance, capacitance and resistance models; lossy lines, more typical of the higher-frequency interconnects, are described with impedance. By changing the width or length of traces, rounding a corner or inserting a bypass capacitor or a termination resistor on the layout, you can eliminate such monsters—and the analysis tools will reveal the impact of each incremental change.

None of this works, however, without the availability of good models. Designers working with MCM-L (laminated) technology must have models for stripline and microstrip interconnects, as well as PCB dielectrics. The MCM-D (silicon-on-silicon) technology is characterized by very short interconnects, which should be modeled as a distributed resistance-capacitance network. Contec Microelectronics USA (San Jose, CA) has done considerable work in Spice, modeling the packaging and interconnect effects for very high-speed devices. Quantic Laboratories (Winnipeg, Ontario) similarly has an entire library of transmission line models for PCB traces and cross-sections. But if you’re working with MCM-D packaging, you must have usable models for devices as bare dies. Industry consensus is building that, with increased dependence on CAE modeling and simulation tools, IC vendors need to provide accurate models of their high-speed parts—both in their packages and as bare dies for use in MCMs.

Model alliance formed

To encourage the availability of models—at least, of those that can be used with the HSpice Signal Integrity (HSI) toolkit—Meta-Software (Campbell, CA) has formed what it calls the Signal Integrity Alliance. The alliance includes IC vendors such as AMD and Xilinx who are willing to encourage designers to use their parts by providing accurate HSpice models of their high-speed drivers. The HSI toolkit will include a suite of models and analysis components for MCM and PCB design. This alliance will also include companies that provide Spice models of connectors and transmission line models for PCB and MCM elements.

Postscript

Analog transmission-line effects such as ringing, noise, crosstalk, and ground bounce are some of the invisible monsters designers must worry about when they start clocking systems at 50 MHz and higher. The monsters are worrisome because they can destroy the integrity of a digital signal, making it unreadable. All the experts surveyed for this report advise designers to pay careful attention to PCB (and MCM) layout, to use analysis software to visualize the transmission line effects of a particular layout and to iteratively (or interactively) adjust the layout to minimize signal degradation. But as this report shows, a considerable number of design choices must be made before you get to the layout stage.

If you are building high-speed computer systems, you must make strategic choices in system architectures and in components. In the next few years designers will work with 50-, 66- and 75-MHz clock rates. Large caches will be used for instructions and data, replicating some of the supercomputer register chains, and design attention will focus on cache and datapath design.

As an emerging trend, we’re seeing self-timed specialty SRAMs used for cache implementation. These include both processor-specific SRAMs—SRAMs specifically designed to interface with the Intel 486 and P5, and the Sparc—and SRAMs with extraordinarily wide word widths (up to 72 bits). For very high-speed cache design, engineers will need to implement custom logic and make choices between CMOS, ECL and GaAs devices.

Steve Dohr
Now You Can See True Colors
Without Getting Soaked.

New full-featured RAMDACs from Brooktree deliver 24-bit true color for cost-conscious PC designers. Introducing four new RAMDACs that span the spectrum of PC applications, from 640x480 VGA systems to 1280x1024 workstation-quality graphics. They've got the right features, the right prices and are available right now.

True Color in a VGA Environment
Unplug Sierra. Plug in our totally compatible Bt481 or Bt482. You'll get 24-bit performance at 16-bit prices.

These new RAMDACs support 15-bit TARGA, 16-bit 5:6:5 and 24-bit true-color formats. They even allow you to switch between VGA and true color on a pixel-by-pixel basis. Choose the Bt481 if you prefer an external hardware cursor. Or pick the Bt482 for its on-board 32x32x2 cursor — ideal for faster windowing environments.

Workstation Graphics at PC Prices
Introducing the Bt484 and Bt485, our newest mouth-watering RAMDACs. They combine true color with higher resolutions for higher performance graphics subsystems. And they're economical, too.

Bt485 operates at up to 135 MHz to drive pseudo color to 1280x1024 resolutions and gamma correct true color to 1024x768. It has a 64x64x2 cursor and all the serialization and timing to directly interface to a VRAM frame buffer.

Bt484 provides maximum flexibility with its programmable pixel port to provide 256 to 16.8 million colors, on-board 32x32x2 cursor and supports both interlaced and non-interlaced monitors.

Call Brooktree at 1-800-VIDEO-IC for technical details and pricing today.

©1992 Brooktree Corporation. Brand names or product names mentioned herein may be trademarks or registered trademarks of their respective companies.
Calculated risk and aggressiveness pay off for Elan Graphics

When the Personal Iris deskside graphics workstation was unveiled to the world back in October, 1988, Marc Hannah, vice-president and cofounder of Silicon Graphics (Mountain View, CA), had already begun thinking about his next design. Offering the fastest workstation graphics for its time and using the fastest CPU available, the Personal Iris was a tremendously successful product. But the workstation market waits for no one. With this in mind, Hannah and the company’s entry systems design team adopted an aggressive strategy and set out to challenge the toughest competitor of all: themselves.

With the success of the Personal Iris, the team felt it had gained enough room to take greater risks on the next design. Dubbed the Iris Indigo RISC PC, the new design was targeted as the ultimate desktop visualization machine. The objective of the overall product line was to bring the price under $10,000 for the low end, while maintaining the performance of the Personal Iris, and to push the performance to the limit for the high-end configuration, while keeping the price under $30,000.

The high-end configuration of Iris Indigo was named Elan Graphics. To achieve the desired level of performance within desktop space and price limitations, the team

Jeffrey Child, Associate Editor
The 1992 ASIC Conference and Exhibit will provide ASIC and system level designers as well as R&D and manufacturing managers, and educators with knowledge of the tools and techniques required in all phases of ASIC design and implementation. The conference offers:

- A forum for the ASIC R&D community and vendors to share their experiences
- An in-depth introduction to ASIC implementation for system designers
- Executive overviews of ASIC trends, strategy, economics, and competitiveness

**HIGHLIGHTS**

- Papers from Industry and Universities
- Educational Workshops
- Tutorial Sessions
- Panel Discussions
- Executive Keynote Speakers
- Conference Proceedings
- Exhibits
- Spouse Program
- Banquet/Luncheon Speaker
- Receptions

(Details in Advance Program)

**Panel Discussions**

- **Management**
  - Help or hindrance to ASIC technological competitiveness?
  - Top Level Synthesis --
    - Does performance meet expectations?

**REGISTRATION**

Lynne M. Engelbrecht, ASIC'92 Coordinator
170 Mt. Read Blvd.
Rochester, NY 14611, USA
Ph:(716)326-2310, Fax:(716)436-9370

**Technical Paper Sessions**

- Imaging and Communication ASICs
- Architecture and Physical Design
- Design and Test Methods
- Modeling, Synthesis, and Verification
- Designing Multichip Modules
- Cell Generators and FPGAs
- Analog and Mixed Signal Designs

**Educational Workshops**

- Hands-on experience with:
  - VHDL - Design and Simulation
  - FPGA Design
  - Designing Multichip Modules
  - Mixed Analog/Digital Design
  - Designing with ASIC Megacells
  - Modeling Sub-Micron ASIC Macrocells

**DISTINGUISHED SPEAKERS**

Hal Alles
Samuel Liu
Bruce R. Bourbon
John Weldy
Mentor Graphics Corporation
Silicon Integrated Systems Corporation
Vertex Semiconductor Corporation
Eastman Kodak Company
**One of the key goals of the Elan Graphics program was to be very, very aggressive. We really pushed the limits of architecture design and used the most advanced technologies and methodologies available. According to Chandlee Harrell, director of graphics technology and program manager for the project, “One of the key goals of the Elan Graphics program was to be very, very aggressive. We really pushed the limits of architecture design and particularly in VLSI processes, design methodologies and packaging technology.” The resulting design contains 25 custom ASICs, totaling over 700,000 custom gates—15x the level of integration of the previous product.**

**Aggressive architecture**

Stated in the simplest terms, the function of the Elan Graphics subsystem is to receive graphics commands from the host computer and send them to a high-resolution screen. Residing in the host computer’s memory, these commands are part of Silicon Graphics’ Iris Graphics Library (GL), a set of over 300 function calls. Users and application developers use these calls to simplify the task of programming highly interactive real-time graphics.

Given the wide variety of graphics algorithms available and the diverse ways in which they’re used, the Elan Graphics architecture needed to perform optimized processing of the various types of algorithms, as well as handling several types at once. One of the keys to achieving this was the Geometry Subsystem, composed of four Geometry Engine (GE7) ASICs (see “Elan Graphics: how it works,” p 104).

According to Harrell, who conceived the GE7 chip, the GE7s operate in parallel using a single-instruction/multiple-data (SIMD) architecture. In other words, commands are sent out to each GE and the ASICs process them in unison. GL commands from the host system are sent to Elan Graphics subsystems over a 32-bit I/O bus. The commands go to a Command Parser that takes and distributes them to the various GE7 chips.

“Geometry Engines are floating-point processors,” explains Harrell. “They take a description of a 3-D object and rotate it, scale it to different sizes, add lighting to it. Our Elan Graphics boxes let you look at objects from different angles and change colors. The floating-point engines do the calculations to move things around. The 3-D objects are then mathematically compressed into a 2-D plane so they can be displayed on a monitor. Next, the Frame Buffer stores the RGB data value for every dot on the screen. This data value is continuously read out of the Frame Buffer through a RAMDAC, and then it’s fed out to the screen.”

More goes on in the Frame Buffers than just simple buffering, according to Stephen J. Moffitt, manager of graphics software. “A lot of the window-management operations are done in the X-Map ASICs,” he says. “They let you run different kinds of windows all at once. You could be running a 24-bit window, while another window is running in color-index mode. The X-Map chips supply an ID for each pixel that determines which mode the pixel is in.”

Moffitt stresses that one of the goals of the architecture is to enable graphics applications to be written so they take maximum advantage of the system by balancing the number of instructions running on the host with those running on the graphics system. “Some applications may be doing more intensive work on the host, which means graphics commands can be taken care of very fast,” says Moffitt. “Or, if the application is sending down a lot of graphics commands, the host would normally have to wait for the graphics to complete. Microcode from Elan Graphics is essentially grabbing the GL commands as fast as possible, so you have a host running at one speed, sending commands down the pipeline while graphics are executed at their own rate.”

**Putting Elan into chips**

To achieve the mix of integration and performance the company wanted, it was clear early on that the Elan Graphics design would require custom silicon. The design team had to push its Geometry Engines between datapaths, special busing structures and data stores to let the algorithms run fast. They needed to create a Raster Engine that was heavily pipelined to let the system make use of available video RAM bandwidth. “We designed our own chips because the stuff available off-the-shelf didn’t live up to the kind of performance we thought we
Aiming to achieve an order-of-magnitude leap in graphics processing power over the highest-performing workstations currently available, designers at Silicon Graphics needed 25 custom processors for their Elan Graphics architecture. These chips are arrayed across five subsystems: the Command Engine (or Parser), the Geometry Subsystem, the Raster Engine (or Subsystem), the Frame Buffer, and the Display Subsystem. Visual data from the RISC host system is processed through five pipelined graphics subsystems before being displayed on the screen. The RISC-based Iris Indigo host CPU provides the Elan Graphics subsystems with descriptions of 2-D and 3-D objects. These objects, in the form of Iris Graphics Library commands, are bundled with world-coordinate data. Described are the object's geometric position with respect to the viewer, together with various light sources, color, surface properties, and surface-normal vectors used for complex lighting calculations. Elan Graphics takes these objects and performs transformations and other graphics operations to calculate specific pixel values for each of the 1.3 million pixels on the 1280 x 1024 high-resolution display.

Specific duties of each subsystem are as follows:

**Command Engine**
Elan Graphics is connected to the host CPU via the 32-bit GIO-32 bus and the Iris Indigo graphics interface channel. The Iris commands, combined with world-coordinate data, are passed across the GIO-bus and written into the graphics output FIFO within the HQ2 chip. Latencies in the computation speeds between the CPU-based application program and the Graphics Engines are buffered through the FIFO. The Command Engine (CE) monitors the output of the FIFO and passes the stream of commands and data down to the Geometry Subsystem. The CE analyzes the command stream to determine the types of graphical primitives being received and to uncover the boundaries between these primitives. Based on this analysis, the CE delegates primitives to each of the four Geometry Engines (GE7s). As data is read from the FIFO into the specified GE7, the Command Engine adds any other required graphics parameters to form a complete packet of parameters for the GE7s to process.

**Geometry Subsystem**
The vital organs of the Geometry Subsystem are the four GE7 Geometry Engines, which are floating-point datapath ASICs. Under the control of a centralized sequencer, the custom-designed GE7s execute together as a single-instruction/multiple-data (SIMD) machine. The sequencer addresses a wide microinstruction memory space, the contents of which are distributed to each of the four GE7s simultaneously. Each GE7 operates on a separate primitive, with the four GE7s operating on four primitives concurrently.

**Raster Engine**
The Raster Engine performs the operations required to boil a vector or triangle description down to the individual pixels to be written to the Frame Buffer. The core of the Raster Engine is Silicon Graphics' custom third-generation Raster Engine chip (RE3). The RE3 accepts initial pixel values and parameter slopes from the Geometry Subsystem and iterates either a vector or a triangle.

**Frame Buffer**
Elan Graphics includes an optional 24-bit Z-buffer which stores the Z-axis coordinate for each pixel. When hidden-surface removal is performed, the Z coordinate of an incoming pixel is compared to the current depth value already stored in the biplanes. Color values are updated if the incoming Z coordinate is closer to the user's viewpoint, and, therefore, visible.

**Display Subsystem**
The last part of the Elan Graphics architecture, the Display Subsystem, receives pixel information from the Frame Buffer, routes it through the appropriate display mode, and sends it through the RAMDAC converter for display.
really needed," says Harrell. While Silicon Graphics was an early user of the TMS320C30, a graphics processor from Texas Instruments, the team felt the chip had too many bottlenecks; it also lacked the performance required by the Elan design. "We also looked at the i860, which had come on the market at that time," recalls Harrell, "and there were a lot of bottlenecks in that part as well. We didn’t feel satisfied with the performance we could get with it."

Once Harrell, Hannah and others had defined the architecture, it was time to determine what design work would be needed to make the chips. Ta-Wei Chien, director of VLSI engineering, played a major role in selecting the aggressive methodologies and technologies that would fit the design strategy.

**A VHDL first?**

“We looked at the problem and said, ‘In this scheduled time frame how can we achieve this kind of aggressive architecture?’” says Chien. At the time there were two methodologies available for synthesis—Verilog and VHDL. “We chose VHDL because we believed it would be the standard.” Using tools from Synopsys, VHDL synthesis was carried out to do the basic chip design, and it was also used to do simulation. “We started in 1989—the Indigo product is probably the first VHDL design-based workstation,” claims Chien.

VHDL synthesis and simulation were critical to achieving the team’s integration goal of making a huge number of gates work together. While its previous product line used 50,000 design gates, the Elan Graphics design team employed 700,000 gates, or 3 million transistors—and these were not simple gate configurations. “We’re really pushing the edge of the technology,” says Harrell. “The HQ2, with its 80,000 gates of control logic, was very hard to design. The GE7 is an embedded master/slave ASIC—a new technology. And the RE3, at 100,000 gates, was the biggest chip at that time. For a chip that runs at a clock rate of 50 MHz, that’s a lot of gates.”

Because the chips were so big and complex, the ASIC technology choices were important, but time constraints were also a factor. “Most of the chips we designed were gate arrays, because we needed quick time-to-market,” says Chien. “Gate arrays are easier to change and debug at the last moment.”

One chip, the GE7, however, required a different approach. Instead of a gate array, a mixed-array technology was used for it. “The basic idea is that we have a floating-point unit coupled with a lot of memory in a standard cell,” states Chien. “And the surrounding control logic we can put in as a gate array.” The result is a mixed technology using both gate arrays and standard cells. “So we have the performance we want, as well as the density we want, and we can get to market quickly,” he adds.

Another issue was selecting a chip vendor to build the chips. After talking with several, the team settled on LSI Logic and used its 1-μm CMOS gate array technology. “We needed a vendor that had automatic test pattern generation [ATPG] capability,” says Chien. Silicon Graphics was actually LSI Logic’s first customer for its ATPG process.

**Simulating it all**

The VHDL simulation played a key role in the design process. Simulation was done at different levels—simulation of the VHDL single-chip model, as well as simulation of the VHDL multichip models within the larger VHDL model. When those models appeared to work, they were translated into LSI Logic netlists to ensure that the vendor netlist performed in the same way as the VHDL netlist.

Using a complete system simulation methodology required involvement from not only the hardware and chip designers, but from the software designers as well. The entire system was run as one simulation model, and the team was able to run real code through it. “We mixed VHDL with C code and created sockets. The key benefit of this level of simulation is that it lets you identify all the interface problems that you may have missed and the various architectural ‘gotchas’ that you might not notice when going through the initial design,” says Harrell. The VLSI groups, the hardware systems, software groups, all had to come together to make this happen.

Luther M. Kitahata has emphasized the point that getting together early in the design process with software people really makes for a better system mix. Kitahata is the...
Spend three days at the '92 Embedded Systems Conference.

Spend the year using what you learned.

Helpful. Inspiring. Top Notch. Excellent. These are just some of the words our past attendees use to describe the Embedded Systems Conference faculty. In just three days you'll find answers to the toughest questions you face presented by leaders in the embedded development community. Faculty who know your job is becoming more complex; who work everyday on real workable solutions to the toughest problems you face. People like Larry Constantine, Steve Mellor, Paul Ward, Derek Hatley, Imtiaz Pirbhai, P.J. Plauger, and Michael Slater.

Build Your Own Program.
Customize your own program by choosing from over 75 lectures and workshops that cover a wide range of issues in embedded development. You'll get top notch advice on real-time programming, CASE and object-oriented methodologies, embedded project management, programming languages, debugging and algorithms and much more.

Try Out The Latest Technology At The Embedded Systems Development Products Exhibition.
The Embedded Systems Conference will also be the site of the largest most highly targeted exhibition of embedded development products and services. Nowhere else will you find all the latest tools and utilities on display at one time.

You'll Come Away With New Ideas That Translate Directly Into Increased Productivity.
Most importantly, the Embedded Systems Conference is a peer environment that fosters dynamic exchange of vital information, ideas, and insights. You'll find professional excellence throughout the conference; in the lectures and workshops, on the floor of the exposition, in the tutorials, and in informal receptions and hospitality events. And you'll get it all in three days.

Phone us, fax us or mail us today for more information.
TEL: (415) 905-2354
FAX: (415) 905-2220

CIRCLE NO. 58
graphics system software manager responsible for the operating system graphics support and X Windows systems support. “The simulation environment lets us start writing code before hardware is available,” he says. “Since we [the software engineers] participated in setting up the hardware simulation, it was great because a lot of software people were able to gain an intimate knowledge of how the hardware worked.”

A situation came up during the design cycle that clearly demonstrated the value of early involvement by software engineers. Most of the emphasis was originally put on the Graphics Library portion of the system, when it was becoming fairly obvious that X Windows was on its way to becoming a standard. Because of the simulation, it wasn’t too late to modify the graphics architecture to make Elan Graphics into a good X Windows system as well. For example, hardware was included that supported multiple types of screens; also offered was the ability to switch between screens. The kernel was modified to allow for X-related issues—such as handling high-speed transfers of pixels, for example.

While Moffitt agrees that simulation was a good way to integrate hardware and software, he points out that the technique still has some limitations. “The goal was to make the simulator as close to the hardware as possible,” says Moffitt. “As we found bugs, we were updating the simulators to match the hardware. Since these are behavioral simulations, not gate-level simulations, they’re not going to be exactly like the hardware.”

It wasn’t possible to simulate some aspects of system behavior. “We could test the context-switching microcode, but we didn’t do the simulation of the interface between the Frame Buffer and the microcode,” he says. “We also didn’t add a return path. Sometimes you have to get state information out of the microcode in the Frame Buffer. That wasn’t part of the simulation package, though we may add that next time around.”

Despite its limitations, however, the simulation offered a look into the operation of the larger chips that would have been impossible otherwise. For example, simulation provided a view into the operation of the RE3 chip, with its 100,000 gates.

Using VHDL simulation, the team created an image on the screen that looked exactly like the one that came out of the hardware, pixel for pixel. Did anything unexpected come up during the simulation? “It was unexpected that the process worked,” jokes team leader Harrell. “Seriously, at times while we were doing it, we thought the project was so complex that it would all just work. It was a very aggressive design, and we were taking risks, but it all made sense that it would work. With 700,000 gates, it was very complex architecture, and we had to have everything covered—and luckily we did.”

**Lessons learned**

Summing up what the Silicon Graphics team learned from designing the Elan Graphics system, Harrell emphasizes the value of calculated risks and aggressiveness, as well as having front-line goals. Also, the teamwork aspect, letting each person feel he or she had equal responsibility and that the product was his or her “baby,” was important. “We’ve learned over and over again that calculated risk and aggressiveness do two things,” says Harrell. “One, they provide a great environment to work in. It’s easy to get psyched and excited about the project. Two, you get a great product. It’s definitely an approach we’ll take again.”

---

**Industry Packs**

Nonlinear thinking helps solve problems, but... if your requirements include data acquisition or signal processing, you need one of our highly linear A/D or D/A converters.

**Fit up to 80**

analog channels into one VMEbus or ATbus slot — up to 40 per NuBus slot. Directly connect most sensors including thermocouples and current loops. Programmable gain and low drift guarantee precision data.

If you need 16-bit DACs or 16 separate DACs, choose from five precision ADC and DAC Industry Packs™ to build your analog subsystem in less space with less heat, drift, software or expense than alternative solutions.

If you’re ready for linear solutions to your data acquisition or signal processing needs, call or fax us your requirements today. Think efficiency... think GreenSpring!

- **IP-ADC**
- **IP-DAC**
- **IP-ADIO**
- **IP-DenseDAC**
- **IP-16DAC**

**For more information about the technologies, products or companies mentioned in this article, call or circle the appropriate number on the Reader Inquiry Card.**

- LSI Logic (408) 333-8000 Circle 265
- Silicon Graphics (800) 800-4744 Circle 266
- Synopsys (415) 962-5000 Circle 267
WORLD'S SMALLEST
25mA TO 200mA
FLASH PROGRAMMERS!

For byte-wide programming to hard disk emulators, Maxim provides the world’s smallest +12V flash memory programming power supplies. Fit these compact DC-DC circuits into a 0.2in² to 0.7in² corner of your board. The MAX717 family even integrates a 3.3V or 5V main system supply along with the +12V supply for additional space savings.

**FREE DC-DC Converter Design Guide – Sent Within 24 Hrs!**
Includes: Data Sheets and Cards for Free Samples
CALL TOLL FREE 1-800-998-8800
For a Design Guide or Free Sample
Master Card® and Visa® are accepted for Evaluation Kits or small quantity orders.

Maxim Integrated Products, 120 San Gabriel, Sunnyvale, CA 94086, (408) 737-7600, FAX (408) 737-7194.

† To order samples please call 1-800-998-8800. "Evaluation Kits available after August, 1992" Maxim is a registered trademark of Maxim Integrated Products. © 1992 Maxim Integrated Products.

**10,000-up, US recommended resale (MAX661 Device cost $1.85, total external components cost $0.35)**

CIRCLE NO. 59
A&M-S: The place to see and be seen

It might be presumptuous to identify the second annual Analog and Mixed-Signal Design Conference as “the place to see and be seen” for manufacturers and users of mixed-signal ICs, ASICs and design tools. There are other forums and events. But the technical conference—jointly sponsored by Computer Design and Miller-Freeman publications—seems to be attracting the best minds on mixed-signal technology.

As a result, the program for this year’s conference, scheduled for October 28-30 in Burlingame, CA, will showcase some of the best mixed-signal toolsets, modeling techniques, ASIC cell library developments, and applications know-how that companies have to offer. What my DOS computer files identify as A&M-S may not yet be an industry event, but it’s certainly beginning to feel that way.

All the big guns in analog and mixed-signal IC technology are sending speakers: Analog Devices, AT&T Microelectronics, Burr-Brown, Gould AMI, Harris Semiconductor, National Semiconductor, Signetics, Texas Instruments, and so forth. All the tool makers are represented: Analog, Cadence Design Systems, Dazix, Mentor Graphics, Racal-Redac, and Viewlogic Systems. Even manufacturers whose expertise is specialty analog rather than mixed signal—Elantec and Linear Technology, for example—will send speakers this year.

While last year’s Mixed-Signal Conference in Santa Clara had similar support from semiconductor manufacturers, the presentations were dominated by ASIC concerns such as how to check out a cell library, what’s the best process technology for mixed-signal designs, and how to work with an ASIC vendor. This year will offer a much stronger program in mixed-signal IC applications. The range includes computer graphics and video (two papers), disk drive read channels and servos (three papers), wide-band amplifiers (four papers), and digital audio (three papers). There will be at least three presentations on sigma-delta converters and at least two presentations on switched-capacitor filter design and simulation.

In the CAE tools area, A&M-S will also showcase mixed-signal design-for-test—an emerging trend—and will feature a progress report on AHDL. The panels on mixed-signal modeling and simulation issues will demonstrate consensus as well as controversy. Benchmarking analog and mixed-mode simulators and simulation backplanes are among the issues to be debated. The technical program, I believe, represents a good cross-section of current concerns among designers and users of mixed-signal circuits.

Balanced presentations

As was the case last year, presentations by ASIC vendors this year will be balanced to show alternatives among fabrication processes. TI’s Lou Hutter will do the honors on BiCMOS, Bill Gazeley of NCR Microelectronic Products will do a talk on CMOS ASIC design issues, SGS-Thomson’s Carlo Cini will return to talk about smart power processes (how to build a power op amp), and Harris’ Brian Matthews will discuss the possibilities of the company’s ultra high-speed bonded-wafer process. But the almost naive tone of last year’s ASIC presentations (for example, “How to work with an ASIC vendor”) has been replaced by a more sophisticated applications orientation (e.g., “let me show you something interesting you can build”). To give one example, a proposal for an unusual ASIC library cell—an optical sensor/amplifier element—will be presented by TI’s Lisa Schartz in the context of a rotary digital encoder application. J. Ron Gadway, similarly, will concentrate on wireless network circuit applications of Fujitsu Microelectronics’ radio-frequency custom components.

One of the best proposals on process technology, in fact, will be given by Steve Moore of GEC Plessey Semiconductors. Moore will describe partitioning alternatives for disk drive read channels. With disk drive form factors shrinking, there’s pressure on semiconductor makers to build a single-chip disk drive. But not everything can be done in CMOS, or even BiCMOS. If Steve Moore does his job well, he’ll present a disk drive circuit and discuss some of the ways it can be partitioned to utilize process technologies efficiently.

Capturing a trend, Gus Richard and newcomer Ha Nguyen of VLSI Research are collaborating on a paper...
exploring the consequences of the 3.3-V logic standard for mixed-signal IC designs. There will be quite a few presentations on the application of specialized digital technologies to the problems of analog signal processing, a technology I call "analog emulation." Analog Devices' Doug Grant and two people from ADI's Limerick, Ireland facility, Mike Byrne and Mike Curtin, will do presentations on sigma-delta technology. TI's Daryl Sartain will show the application of sigma-delta to digital audio circuits. Philips/Signetics' Enjeti Murthi will be the first to do a presentation on digital disk drive read channel implementation, another variation on the analog emulation theme.

There will be two presentations on DSP algorithm and IC filter development. One, in fact, will come from the Warren, NJ start-up Star Semiconductor, and will be given by either Steve Sheslow or Star founder Jeff Robinson.

Among the most popular sessions last year were those that offered digital designers basic instruction on analog thought processes. One repeat from last year will be Kerry Lacanette's half-day (3 1/2-hour) tutorial on monolithic analog-to-digital converters. (Kerry Lacanette, some of you may be aware, was a Bob Pease protege at National Semiconductor.)

Another repeat from last year will be Bob Leonard's talk on static ADC converter specifications. Though this will be presented as a tightly focused one-hour lecture, Bob's presentation is based on a popular three-hour seminar he gives for Datel. A half-day tutorial on analog filter design will be given by Geert De Veirman and Richard Contreras of Silicon Systems, Inc. Both are well published in the field of filter topologies.

Also popular last year were the tutorials on Spice modeling and an introduction to transmission-line analysis. This year, the Spice tutorial will be given by Jeff Deutsch of Deutsch Research. Jeff, you may remember, developed some of the MOS relaxation algorithms for Spice at Berkeley, where he got his Ph.D.; he remains one of the most accessible authorities on Spice. The transmission-line tutorial will be given by Al Wexler of Quantic Labs, and will be supported by hands-on simulation exercises. Engineers will have a chance to sit at an HP/Apollo workstation, input a circuit layout and examine some transmission line effects for themselves. Al's talk will
be based on a half-day teaching seminar Quantic conducts for its customers.

Among Al's competitors in transmission line analysis software—he identifies them as "friends"—are Jon Powell of Quad Design and Paul Wang of Contec Microelectronics USA, who will be doing specialized presentations on behavioral modeling and pole-zero analysis.

An update on AHDL

In the CAE tools area, interest in mixed-signal test and design-for-test (DFT) is running quite high, judging by the number of presentations to be offered at this year's conference (no less than four). Steve Dollens of IMP and Mani Soma of the University of Washington—co-chairs of IEEE 1149.4, the committee charged with assembling a scan test standard for mixed-signal testing—will do a stand-up presentation, essentially a progress report, on the development of the standard. This will perhaps be one of the first public presentations on 1149.4 outside the International Test Conference and assorted DFT meetings. Dollens and Mani's presentation will be supple-mented by one from Richard Hulse of Gould AMI Semiconductors, which participates in the 1149.4 committee and has begun developing a scan test methodology for mixed-signal ICs. Another 1149.4 participant, Stephen Bateman of Cadence, will do a presentation on the use of tester models with analog and mixed-signal simulators—a process guaranteed to improve DFT. Luke Hsieh of LTX, similarly, will do a presentation on tester models that can be used in the design environment.

The popular sessions on mixed-signal simulation and modeling, meanwhile, will be supplemented with panels and discussions. To give us an update on AHDL—the analog hardware design language—Computer Design is assembling a panel of experts. Prominent among them will be David Smith of Analogy, whose company is well represented at MHDL working group meetings and whose Mast modeling language is considered a candidate for an MHDL or AHDL standard.

MHDL, a microwave hardware description language being developed under a contract from DARPA, was previously endorsed by SCC-30, the IEEE stand-

We Build 100% Of Our Memory Cards.

You never have to wait when Mitsubishi makes your memory cards.

Memory card manufacturing and delivery schedules are directly propor-
tional to availability of the ICs that go inside. At Mitsubishi, we produce 100% of our own DRAMs, SRAMs, flash memory, EEPROMs, OTPROMs, MROMs and peripheral circuitry in our own fully automated manufacturing facilities.

Ranked among the world's top ten semiconductor suppliers, Mitsubishi is always a front-runner in next-generation memory densities and technologies. So, we consistently offer our cards in the highest memory densities and in the current versions of PCMCIA, JEIDA and JEDEC standards. As a technology leader in ASICS, Mitsubishi also supports custom card requirements.

Since we don't have to wait for our ICs, you won't have to wait for your cards.

Call (408) 730-5900, ext. 2214.

MITSUBISHI
ELECTRONIC DEVICE GROUP
ards coordinating committee charged with exploring a high-level design language for analog, as a possible driver for development of an AHDL. Since the SCC-30 endorsement 18 months ago, the boundaries and relationships between MHDL, AHDL and, yes, VHDL, have become increasingly confused. To shed light on the issue, we hope to hear from Dave Barton of Intermetrics, the contractor charged with developing the preliminary MHDL language specification for Darpa; Mark Brown of CLSI, who is collecting proposed analog extensions to VHDL; and Cadence’s Andrei Vladimirescu, who participates in SCC-30 meetings. The panel will be chaired by a firm believer in AHDL, Computer Design’s Barbara Tuck.

We made a promise at last fall’s conference that can only be partially kept this year. During a panel on the BCTM challenge—the simulation exercise conducted at the 1990 Bipolar Circuits and Technology Meeting—we said we would obtain a “benchmark” circuit, distribute it to simulation tool vendors (and others interested in participating), and encourage them to present their results at this year’s conference. That suggestion, we now believe, would be premature without a consensus as to what a simulation benchmark is intended to show.

We can say we are looking to assess speed and accuracy, but as the BCTM presentations and subsequent arguments revealed, very little of this will allow an easy “apples-to-apples” comparison. What does it mean when one simulation run took 9 min 13 s on a VAX, another took 6 min 56 s on an HP/Apollo, or a third took 3 min 29 s on a Sun Sparc—but it took three days to tweak the netlist? There is a part of me that agrees with Shawn Hailey of Meta-Software who believes that as long as you’re not tying up a machine for hours at a time, simulation speed may not be the most important criterion. Without a standardized benchmark, we’ll undoubtedly get a repeat of BCTM, where panelists try to do a 15-minute summary of a process that may have taken months to complete, something that comes across as a “feel-good” session but leads to behind-the-scenes sniping and bitterness as panelists—ordinarily, business competitors—begin to posture over “who won.”

As a consequence, the panel session on benchmarking simulators will attempt to encourage agreement among simulation tool vendors rather than controversy—agreement as to what constitutes a good benchmark and why. Participants in this session will include Mark Chadwick of Analogy (it was his idea, actually), Dündar Dumlügöl of Cadence, Graham Bell of Microsim, and others. If you’ve got a circuit that might make a good industry-standard benchmark, bring it to the session. The discussion will either be chaired by me or Mike Donlin of Computer Design.

There’ll be a hopefully heated panel discussion on simulation frameworks. The panelists include Hal Alles of Mentor Graphics, James Spoto of Cadence, Harish Sarin of Dazix/Intergraph, and Graeme Nash of Racal-Redac. Each of these companies is working on getting multiple simulators to play together in the same environment, but all are taking somewhat different approaches to the problem. (Harish Sarin, in fact, will be presenting an adaptive backplane arbitration algorithm he developed in a separate session.)

In the past, I’ve thanked my panelists for participating by taking them to lunch or dinner before the presentations. We’ve used the meal together as an opportunity to do last-minute organizing, but I’m not sure if this is good for debating. I’ve found that when the panel actually begins, the presenters, having dined together, are feeling very warm and conciliatory toward each other. Perhaps I should take them to lunch after the session.

Stephan Ohr is president of Indian Forest Research and editor of the monthly newsletter, Mixed Signals.
HELP WANTED

TECHNICAL STAFF - MECHANICAL ENGINEERING - Ph.D Mechanical Engineering. One year experience in the job offered or two years experience as a Research Assistant/Associate. Experience and/or graduate research should include: the mathematics and physics governing thermal-hydraulic and physicochemical hydrodynamic processes in single phase and multiphase systems, the numerical schemes formulating these processes, effective utilization or generation of appropriate experimental data for phenomenological modeling, operation of modern computers and ancillary equipment; defining and solving complex problems in the thermal-hydraulic numerical analysis with/without phase change; and modifying and developing large computer codes for multicomponent and multiphase engineering applications. Provide basic understanding of the thermal hydraulics occurring in various engineering processes and components/systems. Develop and validate generic predictive tools/methods for thermal hydraulic engineering applications. Acquire necessary experimental data for phenomenological modeling. Will supervise one computer operator. Salary $4,375/MO. - 40 hours per week/8:30 a.m. - 5:00 p.m. Send two resumes to: ILLINOIS DEPARTMENT OF EMPLOYMENT SECURITY, 401 South State Street — 3 South, Chicago, IL 60605, Attention: Jean Woodsen, Reference #V-IL5593-W. No calls. Must have proof of legal authority to work permanently in the United States. An Employer Paid Ad. NO CALLS.

MANUFACTURING SYSTEMS ENGINEER; 40 hrs/wk; 9-5; $38,100/yr.
Design and develop Digital Image Processing Systems for pattern and color recognition, using computer-aided design and manufacturing, develop automated tag machines consisting of combination of robotic pick and place units and pneumatic equipment interfaced to a Programmable Logic Controller (PLC), as well as other systems to improve manufacturing fabrics. Must have an M.S. in Industrial and System Engineering and have taken a course in Finite Element Analysis; Industrial Automation; Systems Modelling Time Series; and Advanced Quality Control. Must have proof of legal authority to work permanently in the United States. Send resumes to: Illinois Department of Employment Security, 401 S. State St., #3 South, Chicago, IL 60605, Attn: J. Aschenbrenner, Reference #V-IL 5098-A. 2 copies of your resume required. An Employer Paid Ad. NO CALLS.

ELECTRICAL ENGINEERING
Will be involved in: • Digital VLSI circuit and circuit macro design • Analog and high frequency circuit design • Processor logic design • VLSI chip physical design • VLSI design and verification tools • Test design for VLSI chips • System test • Electronic component evaluation • Electrical packaging design • Power circuit design and analysis.

COMPUTER ENGINEERING
Includes: • Predictive performance analysis • Software simulation models • Hardware microcode.

MECHANICAL ENGINEERING
Responsible for: • System structure and package design • Cooling, heat transfer, and acoustic design.

Programming and Engineering Design Opportunities in Rochester, Minnesota

Do you have a BS or higher in CS, EE, CE or ME?
IBM Rochester has excellent career opportunities for Programmers and Engineers to develop our future products. We have set the standard for superior computer systems and our AS/400 family is the most widely used mid-range computer product in the industry. IBM Rochester won the 1990 Malcolm Baldridge National Quality Award which exemplifies the quality standard established for our site...quality that translates into superior opportunities and a highly productive work environment. We are looking for motivated individuals whose PROFESSIONAL SKILLS CAN BE DEVELOPED OR PAST EXPERIENCE UTILIZED and who enjoy working on state-of-the-art technology in a fast paced team environment. Openings are available in a wide range of design areas, specifically:

OPERATING SYSTEM DEVELOPMENT PROGRAMMING
Responsible for the definition, design and development of the AS/400 Operating System. Skills or experience in the following are helpful: • Operating system architecture, design and development • High level language compiler-code generation and optimization • Database theory, principles, optimization techniques and relational data architecture • Computer communications architecture, protocols and development expertise • Systems management and networking expertise • C and UNIX experience • C++ and 00 design and programming • RISC technology • PL language experience.

Rochester, located on gentle rolling hills about 40 miles west of the Mississippi River and 75 miles southeast of Minneapolis and St. Paul, is rated among the best and safest communities in America. Enjoy affordable housing, 1200 acres of city parks, one of the finest public school systems in the state and a host of educational, cultural and entertainment activities.

Don't miss this chance to raise your career expectations while improving your quality of life. Please send your resume indicating position of interest in confidence to: IBM Corporation, Professional Recruiting, 3605 Highway 52 North, Rochester, MN 55901. FAX: (507) 253-7558.

An equal opportunity employer.

UNIX is a trademark of AT&T
INFINITE CHALLENGES

E-Systems ECI Division is in need of engineers with military satellite communication experience (ground, manpack/manportable, airborne, or spaceborne); a BSEE/BSCE; and at least 2 years' experience in one of the following areas:

SOFTWARE
- ADA, C
- 1750A, of 68020 Microprocessors
- VAX VMS, Sun UNIX
- Real-time, Embedded Microprocessor
- DOD-STD-2167A, CASE Tool

DIGITAL HARDWARE
- ACTEL FPGAs
- Microprocessor based systems
- IP bus interface

DIGITAL SIGNAL PROCESSING
- Discrete Fourier Transforms
- Control Loops
- PSK Demodulation

EMBEDDED CRYPTO
- Security Fault Analysis
- TEMPEST, Red/Black Isolation
- Related interface hardware

RF and MICROWAVE
- Synthesizer Design, Direct Digital
- Power amp and filter design
- MMIC design

ANTENNA DESIGN
- Parabolic Antenna Design
- Gimbal, Positioner
- 10 TO 60 GHz

SYSTEMS
- BSEE/MSEE, minimum 4 years' experience
- Strong communication background
- Requirements Analysis, Functional Analysis
- System Synthesis, System Analysis
- RF Link Budget Analysis
- System Integration/Test
- Customer Interface


MILSTAR or other military satellite design experience a plus.

E-Systems offers very competitive salaries and an excellent benefits package which includes an Employee Stock Ownership Plan, 401(k), and major medical and dental insurance. Qualified candidates should forward a resume and salary history to: Manager of Staffing, E-Systems, Inc., ECI Division, Post Office Box 12248, St. Petersburg, Florida 33733-2248.

U.S. Citizenship Required.
An Equal Opportunity Employer, M/F, D/V.

POSITION WANTED ADS

Free 1" ad to subscribers seeking full-time employment. Just include 50 words of copy and your subscription label. We'll run your ad in 2 consecutive issues. Available to non-subscribers or consultants/companies at $125 per column inch. Mail your position wanted ad to: COMPUTER DESIGN, Positions Wanted, One Technology Park Drive, PO Box 990, Westford, MA 01886.

POSITIONS WANTED

V.P./Director-level Marketing Management:
BSEE, 14+ years of hi-tech strategic/tactical marketing successes with board/system-level products: STDbus, Multibus, and VMEbus. Company associations: Hewlett-Packard, Intel, National, Force. Assertive/creative solution-finding style. Prefer S.F. South Bay, consider other. Steph (510) 659-8739 or P.O. Box 758, Newark, CA 94560-0758.

Over 30 years experience in Management of Manufacturing, Quality Assurance and Quality Control of electro-mechanical equipment. Have implemented TQM, SPC, FMEA, Reliability (MTBF), and ISO 9000 programs. Am immediately available for full-time or temporary employment. Resume on request. Richard Saggese, 37 Stonenhenge Dr., Wayside, NJ 07712, (908) 922-0214.

Over 30 years experience in Management of Manufacturing, Quality Assurance and Quality Control of electro-mechanical equipment. Have implemented TQM, SPC, FMEA, Reliability (MTBF), and ISO 9000 programs. Am immediately available for full-time or temporary employment. Resume on request. Richard Saggese, 37 Stonenhenge Dr., Wayside, NJ 07712, (908) 922-0214.

Senior Level Marketing Management: Experience grounded in a solid progression of increasing responsibility for product design. My MBA allowed me to apply that experience to marketing assignments from microprocessor families to communications circuits. Expertise covers advertising to sales, and market segments from commodity products to specific market niches. Art Gruszynski (719) 576-3973.


Program Manager. Are you seeking a Program Manager who gets things done on time and within cost and meets customer expectations? Your search has ended. Track record for last four years: 547M New Business Secured, $2.5M of Extra Profit Generated, 100% On Time Delivery. Contact Joe @ P.O. Box 1413, Massapequa, New York 11768 or (516) 799-1229.
Video op amps get flatter and faster

Jeffrey Child, Associate Editor

As the electronics world shifts from analog to digital, video monitors are one of the last pure analog systems you're likely to find these days. In monitors, however, as well as in other video applications such as professional video, multimedia and high-definition television, video op amps are now providing solutions where only circuits consisting of several discrete components could do the job in the past.

Recognizing video as a large and growing market, op amp makers are defining parts with greater sensitivity to the needs of this area. Companies are striving to offer a mix of speed, low distortion and low power at a price that will play in high-volume commercial applications. To accomplish this, op amp makers are relying on processes such as complementary bipolar and dielectric isolation to produce competitively priced devices that offer flat frequency response at ever higher bandwidths.

**Two extremes**

For some time now, mainstream video monitors such as VGA displays have been using specialized ICs that handle the complete video amplification function, all the way from the low-amplification input to the signal that drives the CRT. This approach has some speed limitations that have forced designers of high-end workstation monitors to stick to building amplifier circuits based on discrete transistors and filters using resistors and capacitors. As video op amps have improved in performance and dropped in price, however, designers of high-end monitors are beginning to consider using designing in op amps.

Basically, the video interface between a workstation and a monitor consists of a low-level RGB video feed to the monitor. It produces a signal that has to be amplified before it's applied to drive the CRT.

While most other workstation vendors purchase their monitors on an OEM basis from manufacturers overseas, Intergraph (Huntsville, AL) still designs and manufactures its own color graphics monitors. “In the past, we've looked at video op amps and felt their performance was not adequate, and their price was too high to play in our environment,” says Chris Thomas, executive technical manager of advanced display design at Intergraph. “In the last year, the performance of op amps from a number of vendors has improved significantly, and the price has come down quite a bit—to where that seems to be a very viable approach. In the past, we've looked at video op amps and felt their performance was not adequate, and their price was too high to play in our environment,” says Chris Thomas, executive technical manager of advanced display design at Intergraph. “In the last year, the performance of op amps from a number of vendors has improved significantly, and the price has come down quite a bit—to where that seems to be a very viable approach. In the past, we've looked at video op amps and felt their performance was not adequate, and their price was too high to play in our environment.”

The problem when three independent color channels drive separate electron guns is that everything has to track very closely over the full range of speeds, with the color matching and the gain adjustment within range,” says Peter Himes, segment marketing manager at National.

“Red, green, blue together

For its part, National Semiconductor (Santa Clara, CA) has had chips out for several years that handle all the main video application chores for a low-end color monitor. The company's LM1203 and LM1204 chips perform all the pre-amp contrast, dc restoration and differential drive adjustments for all three color channels. To address high-performance requirements, National has announced the LM1202, a 230-MHz integrated video amplifier. Because of the power dissipation problem, the LM1202 was a single-channel part, although it still integrates the same set of functions as the LM1203 and LM1204.

Because a separate LM1202 chip is needed for each color channel (red, green and blue), the problem of making the chips work together efficiently had to be addressed. “The problem when three independent color channels drive separate electron guns is that everything has to track very closely over the full range of speeds, with the color matching and the gain adjustment within range,” says Peter Himes, segment marketing manager at National.

“That's very difficult to do, especially with the discrete approach using transistor arrays and sample-and-holds.” To address this point, the LM1202 has been specifically designed so that the contrast adjustment, or gain control, can be tied together across three separate chips. In this way, one control slaves three separate chips.
<table>
<thead>
<tr>
<th>Model</th>
<th>Manufacturer</th>
<th>Address</th>
<th>Phone Number</th>
<th>Price</th>
</tr>
</thead>
<tbody>
<tr>
<td>AD810</td>
<td>Analog Devices</td>
<td>1 Technology Way, Norwood, MA</td>
<td>(617) 329-4700</td>
<td>$2.80</td>
</tr>
<tr>
<td>AD811</td>
<td></td>
<td></td>
<td></td>
<td>$8.35</td>
</tr>
<tr>
<td>AD817</td>
<td></td>
<td></td>
<td></td>
<td>$1.79</td>
</tr>
<tr>
<td>AD830</td>
<td></td>
<td></td>
<td></td>
<td>$2.95</td>
</tr>
<tr>
<td>WA01</td>
<td>Apex Microtechnology</td>
<td>5980 N Shannon Rd, Tucson, AZ</td>
<td>(602) 690-8600</td>
<td>$119.85</td>
</tr>
<tr>
<td>WB05</td>
<td></td>
<td></td>
<td></td>
<td>$79.80</td>
</tr>
<tr>
<td>Buf 600</td>
<td>Burr-Brown</td>
<td>6730 S Tucson Blvd, Tucson, AZ</td>
<td>(602) 746-1111</td>
<td>$5.68</td>
</tr>
<tr>
<td>Buf 601</td>
<td></td>
<td></td>
<td></td>
<td>$5.83</td>
</tr>
<tr>
<td>OPA620</td>
<td></td>
<td></td>
<td></td>
<td>$8.85</td>
</tr>
<tr>
<td>OPA622</td>
<td></td>
<td></td>
<td></td>
<td>$7.10</td>
</tr>
<tr>
<td>OPA623</td>
<td></td>
<td></td>
<td></td>
<td>$4.40</td>
</tr>
<tr>
<td>OPA660</td>
<td></td>
<td></td>
<td></td>
<td>$5.85</td>
</tr>
<tr>
<td>OPA678</td>
<td></td>
<td></td>
<td></td>
<td>$5.95</td>
</tr>
<tr>
<td>ChC406</td>
<td>Comlinear</td>
<td>4800 Wheaton Dr, Ft Collins, CO</td>
<td>(303) 226-0500</td>
<td>$5.35</td>
</tr>
<tr>
<td>ChC410</td>
<td></td>
<td></td>
<td></td>
<td>$6.50</td>
</tr>
<tr>
<td>ChC411</td>
<td></td>
<td></td>
<td></td>
<td>$4.99</td>
</tr>
<tr>
<td>AM-500</td>
<td>Date</td>
<td>11 Cabot Blvd, Mansfield, MA</td>
<td>(508) 339-3000</td>
<td>$100</td>
</tr>
<tr>
<td>AM-1435</td>
<td></td>
<td></td>
<td></td>
<td>$95</td>
</tr>
<tr>
<td>EL400</td>
<td>Elantec</td>
<td>1996 Tarob Ct, Milpitas, CA</td>
<td>(408) 945-1323</td>
<td>$4.95</td>
</tr>
<tr>
<td>EL2030</td>
<td></td>
<td></td>
<td></td>
<td>$3.25</td>
</tr>
<tr>
<td>EL2070</td>
<td></td>
<td></td>
<td></td>
<td>$4.95</td>
</tr>
<tr>
<td>EL2073</td>
<td></td>
<td></td>
<td></td>
<td>$6.75</td>
</tr>
<tr>
<td>EL2090</td>
<td></td>
<td></td>
<td></td>
<td>$2.80</td>
</tr>
<tr>
<td>HA5004</td>
<td>Harris Semiconductor</td>
<td>1301 Woody Burke Rd, Melbourne, FL</td>
<td>(32919 (800) 442-7747</td>
<td>$5.87</td>
</tr>
<tr>
<td>HA5020</td>
<td></td>
<td></td>
<td></td>
<td>$2.75</td>
</tr>
<tr>
<td>HFA1100</td>
<td></td>
<td></td>
<td></td>
<td>$9.95</td>
</tr>
<tr>
<td>HFA1120</td>
<td></td>
<td></td>
<td></td>
<td>$9.95</td>
</tr>
<tr>
<td>Model</td>
<td>Details</td>
<td>Manufacturer</td>
<td></td>
<td></td>
</tr>
<tr>
<td>-------------------------------</td>
<td>------------------------------------------------------------------------</td>
<td>-------------------------------</td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Harris Semiconductor</strong></td>
<td>1301 Woody Burke Rd, Melbourne, FL 32919 (800) 442-7747</td>
<td>Circle 307</td>
<td></td>
<td></td>
</tr>
<tr>
<td>HFA1130</td>
<td>850 2,500 11 100 0.02 0.05 21 60 ±4.5 to ±5.5 $9.95 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>ILC Data Device</strong></td>
<td>105 Wilbur Pl, Bohemia, NY 11716-2482 (516) 567-5600</td>
<td>Circle 308</td>
<td></td>
<td></td>
</tr>
<tr>
<td>SL9999</td>
<td>400 1,300 24 120 — — 17 50 +12, -5</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Linear Technology</strong></td>
<td>1630 McCarthy Blvd, Milpitas, CA 95035-7457 (800) 637-5545</td>
<td>Circle 309</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LT1223</td>
<td>100 1,000 — — 0.22 0.12 — 50 ±18 $2.85 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LT1227</td>
<td>140 1,100 50 — — 0.01 0.01 250 30 ±18 $2.45 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LT1229/30</td>
<td>100 1,000 — — 0.04 0.1 — — ±18 $3.95, $7.25 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Maxim Integrated Products</strong></td>
<td>120 San Gabriel Dr, Sunnyvale, CA 94086 (408) 737-7600</td>
<td>Circle 310</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAX404</td>
<td>80 (gain=2) 500 70 30 0.05 0.01 30 50 ±5 $2.65</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAX405</td>
<td>180 650 35 20 0.03 0.01 35 60 ±5 $4.25</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAX440</td>
<td>160 370 65 — — 0.04 0.03 40 40 ±5 $8.95</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAX441</td>
<td>— — — — — — — — — — —</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MAX442/3</td>
<td>— — — — — — — — — — —</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>National Semiconductor</strong></td>
<td>2900 Semiconductor Dr, Santa Clara, CA 95052-8090 (408) 721-5000</td>
<td>Circle 311</td>
<td></td>
<td></td>
</tr>
<tr>
<td>LH4117</td>
<td>150 2,500 — — 50 (0.3 dB) 0.01 0.01 45 200 ±12 to ±18 —</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LH4118</td>
<td>250 2,500 15 50 (0.3 dB) 0.01 0.1 25 100 ±5 ±18 $18.00 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM1202N</td>
<td>230 2,666 — — — — — — — — — 48 12 to 15 8 to 12 $6.50 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM1203AN</td>
<td>100 1,212 — — — — — — — — 70 12 to 15 10 to 12 $4.00 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM1204N</td>
<td>150 1,538 — — — — — — — — 100 12 to 15 10 to 12 $4.75 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>LM6181</td>
<td>100 2,000 50 — — 0.05 0.04 7.5 100 ±5 to ±15 $2.95 (100s)</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Raytheon, Semiconductor Div</strong></td>
<td>350 Ellis St, Mountain View, CA 94043 (415) 968-9211</td>
<td>Circle 312</td>
<td></td>
<td></td>
</tr>
<tr>
<td>AMP05</td>
<td>160 1,400 20 — — — — — 3 15 ±5 $10</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td><strong>Siliconix</strong></td>
<td>2201 Laurelwood Rd, Santa Clara, CA 95056 (408) 988-8000</td>
<td>Circle 313</td>
<td></td>
<td></td>
</tr>
<tr>
<td>S582</td>
<td>180 700 12 — — 0.1 0.01 15 50 ±7 —</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**COMPUTER DESIGN AUGUST 1992 117**
Since video encompasses a wide range of applications aside from monitors, choosing the best mix of specifications depends a lot on what's being done. To be appropriate for video, a part must have more bandwidth and a higher slew rate than a general-purpose op amp.

While ordinary op amps offer bandwidths of up 2 MHz, broadcast video standards such as NTSC (the U.S. standard) require a minimum of 5 MHz. For such uses, a part with low differential gain and phase error means less distortion in the video image.

An application such as high-resolution graphics is another place where video op amps can play a key role. Here, a different type of distortion is most critical—the distortion introduced by gain flatness limitations. In other words, when high-performance video processing is done on the separate red, green and blue signals, the flatness of the gain is especially important.

If you don't have a good low differential gain and phase, it really shows up as distortion or color shifts in your video image.

—Jay Cormier, Analog Devices

"If your amplifier has a certain gain for one frequency and a different gain for another frequency, then the signal will be distorted by going through the amplifier. Certain portions of the spectrum will be amplified or attenuated more than others. You want all the spectral components to go through the amplifier equally." Achieving this is easier if the op amp provides flat signal response at high bandwidth.

As the accompanying table shows, a number of vendors offer parts with unity-gain bandwidths well over 100 MHz at high slew rates. But these high speeds usually reflect a 3-dB bandwidth measurement, and therefore don't necessarily indicate a flat response at high frequencies. Video designers should also look at the gain-flatness specification, which describes the frequency at which the op amp's gain doesn't vary more than ±0.1 dB. High gain flatness lets you avoid adding circuitry to filter or adjust the signal.

Harris' flagship family of op amp products is the HFA1100 series. With
a 3-dB bandwidth of 850 MHz, it's the world's fastest family of monolithic op amps, according to the company. The series also features a slew rate of 2,500 V/µs, and a power consumption of 20 mA. Gain flatness, to a limit of 0.1 dB, is rated at 100 MHz.

**Phase and gain**

Jay Cormier, new product marketing manager at Analog Devices (Norwood, MA), agrees that gain flatness is an important op amp specification, but points out that differential gain and phase shouldn't be overlooked. "If you don't have a good low differential gain and phase," he says, "it really shows up as distortion or color shifts in your video image." Video systems usually have several stages; because differential gain and phase errors are additive, the lower they are, the better.

With this in mind, Analog Devices made the AD811, the company's ultimate video part, to have the lowest differential gain and phase possible. Its differential gain is 0.01 percent, while differential phase is 0.01°. The part also offers a gain flatness specification of 35 MHz. A bandwidth of 140 MHz is required to achieve that flatness. Targeted for HDTV and professional video applications, the AD811 also offers a slew rate of 2,500 V/µs, and a settling time to 0.1 percent of 25 ns.

Another video-related feature of the AD811 is its ability to drive cables effectively. Because video signals are typically sent between several systems—such as from cameras to VCRs to displays—op amps often have to drive those signals over one or more cables. At a minimum, you typically have to drive one back-terminated cable with 150Ω of effective resistance. In many designs, several cables are driven by op amps. For that reason, the AD811 was designed with a high output current of 100 mA so it can drive multiple cables. It will drive at least two cables at the specifications shown on the chart, and up to six cables with some degradation in performance.

**Prices continue down**

One clear trend in video op amps is a steady decline in price. As a result, the technology is becoming available for more and more applications. "If you looked at the price of video amplifiers three years ago," says Bill Gross, design manager at Linear Technology (Milpitas, CA), "you'd be lucky to get one for $4 or $5 in quantities of 100." Exemplifying the attractive performance levels of today's video op amps, Linear is offering the LT1227, its 140-MHz op amp, for only $2.45 in 100-quantity lots. The LT1227 features differential gain and phase error of 0.01 percent and 0.01°, respectively. The part has a slew rate of 1,000 V/µs and operates from a single 5-V power source up to ±15 V.
Extender board brings live insertion to VME systems

While full-fledged live insertion on VME may still be some way off, VMetro (Houston, TX) has a head start on the capability with its latest Prolong extender board. The extender provides for live insertion and removal of any VMEbus board into or out of a system with no disruption of signal integrity. The board, available through VMetro but manufactured by Systolic in Sarl, France, uses a novel system of active relays. The isolating relays are activated by a simple on-board toggle switch, or under external control using TTL signals.

According to VMetro vice-president John Simpson, the relays have a super-low-inductance armature and minimal-inductance contact leads to minimize any contact bounce or spurious effects from switching transients. "In fact," says Simpson, "we've checked the system out with two bus analyzers, one in the system and one in the Prolong extender board, and we were unable to find any signal anomalies during insertion or removal cycles."

Keeping the power on

On-board circuitry in the extender monitors the power-on sequence and prevents the module being installed from introducing shorts into the system, or from drawing excess current. Further sequencing of the signal relays minimizes loading on the bus, says Simpson. In addition, it bypasses critical daisy-chain signals during power-on to ensure that the board doesn't generate potentially destructive signals, such as SYS-RESET (system reset), onto the bus. Once bus connection is verified, the connection sequence is invoked, assuring a glitch-free power-up.

The board also contains a complete set of logical DIP switches which let you disconnect any signal or set of signals from the board to be inserted. For example, this would let you test a board supporting VSB in a system which may have a proprietary set of signals on its P2 connector. You can disable the VSB signals by disconnecting rows A and C on the P2 section. Other signals (including power and ground) and other voltages (such as ±12 V) can also be isolated from a particular board.

While a toggle switch is used to activate and deactivate a board connected to the Prolong extender, the optional TTL control element can also be used, and is suggested for automated test applications. In such use, a board under test is inserted into the extender and an operator keys in a "go" signal. The system can then automatically sequence through a test routine and indicate that the unit has passed or failed the test—and if the latter, why—then automatically remove power from the board, so it can be withdrawn and another inserted.

Variety of uses

The Prolong extender was initially designed as an aid for VMetro's VBT-321B Advanced VMEbus Tracer. It serves well in support of on-line field service applications where power cycling the system to install the VBT-321B isn't possible. Similarly, the live-insertion extender eliminates the need for forced system shutdown to install the VBT-321B during critical development and test sessions in lab environments.

While the Prolong extender is suited for use with bus analyzers and in automated test facilities, it can also be invaluable in other applications where CPU, I/O or memory boards have to be inserted into an operating system. The ability to jump in or out of the available signal lines provides you with a wealth of options for testing different boards. The Prolong extender also provides many of the features and benefits of conventional extender boards, including male DIN sites before and after isolating jumpers and easy-to-use ejector/insertion levers which significantly reduce the effort of mounting and removing modules. The extender board is available now from VMetro, and carries a list price of $2,590.

— Warren Andrews
Simulation accelerator speeds behavioral-level VHDL

Unlike current simulation accelerators, which only speed the execution of synthesizable register-transfer-level and structural-level VHDL, the VHDL Instruction Processor (ViP) from Zycad accelerates VHDL at all levels of abstraction, including the behavioral level. By combining superscalar parallel computer architecture and hardware acceleration technology, a single-board ViP offers the performance to accelerate all levels of their VHDL designs, giving them the freedom to explore its full power and flexibility.

ViP is designed to work with leading VHDL software simulators. So far, Cadence Design Systems, Dazix, Synopsys, Vantage Analysis Systems, and Viewlogic Systems have announced they'll be offering their VHDL simulators integrated with ViP through a procedural interface (PI). The PI lets the ViP software and XP co-simulate.

of a 70-Mips workstation such as the HP-750, claims Zycad. And a 16-board system can execute as much as four million lines of code.

"Up until now, VHDL has always held promise as a way to speed up large-system designs, but that promise hasn’t been substantial in the real world because of performance issues," says Zycad president and CEO Phillips W. Smith. "For the first time, designers will be able to perform code generation, design partitioning and loading, and also lets the ViP and VHDL simulator run concurrently.

Processor network
The ViP architecture is a hierarchical network of high-performance processors. At the system level, as many as 16 ViP accelerator boards can be connected through a high-speed backplane. Each ViP board contains seven superscalar processors, each with private memory, that work in parallel. Four sequential processors perform the process execution phase of the simulation cycle. A pair of signal-system processors perform signal evaluation and driver updates. And a single communication processor is responsible for synchronization, message passing and VHDL simulation cycle tasks.

The processors are connected by high-speed buses. The signal-system processors, for instance, communicate over a 350-bit-wide bus.

Though these seven processors don't achieve 100-percent parallelism, their combined performance gives the ViP a strong advantage over a general-purpose workstation.

On top of that, since ViP executes only VHDL instructions, its arithmetic logic unit can incorporate VHDL-specific constructs to speed execution. These constructs include type conversion functions and multivalued logic arithmetic.

Both the ViP and Zycad’s XP gate-level accelerator fit into the same cabinet, and they can co-simulate through the backplanes of EDA partners. The XP accelerates non-VHDL simulations and is also used for fault simulation.

First product shipment of ViP is expected in the first quarter of 1993. Zycad’s starting price is $60,000.

—Barbara Tuck

ViP simulation accelerator at a glance

- Accelerated VHDL at behavioral level
- Superscalar parallel computer architecture
- Processors connected by high-speed buses
- With 16 boards, executes up to four million lines of code
- Five VHDL software simulator vendors integrating into VHDL environments through procedural interface

Zycad Corporation
1380 Willow Rd
Menlo Park, CA 94025
(415) 688-7400
Circle 352
JTAG device provides programmable interconnect capability

Starup I-Cube Design Systems (Santa Clara, CA) has entered the emerging programmable hardware market with its introduction of a VLSI device, the IQ160. The chip, the first in a family of field-programmable interconnect devices (FPIDs), brings programmability to board-level interconnect, which lets you build reconfigurable hardware such as ASIC/logic prototypes and programmable circuit boards.

The IQ160 is packaged in a 208-pin PQFP, which provides 160 programmable ports and eight lines for tristate control signals. The rest of the pins are used primarily for power supplies to ensure low-noise operation.

The heart of the IQ160 consists of a crossbar switch matrix. Every signal line in the switch matrix can be configured to connect to any other signal line. Connectivity between external signals is established by configuring the FPID through a JTAG interface, and each interconnect port can be programmed to be a buffered input, a buffered output, tied high, tied low, or bidirectionally buffered. In addition, the output voltage level, pull-up current and propagation delay can also be selected.

### Signal integrity guaranteed

These buffers can sense which side of the port is being driven and can actuate according to where a signal is coming from. In addition to ensuring signal integrity, the buffers also reduce interconnect delay, although they introduce a fixed delay. According to I-Cube, this port-to-port delay is typically about 17 ns for the 1.2-µm CMOS device.

"Though our buffered ports cause some delay, they provide advantages over other solutions which aren’t buffered," says Shrikant Sathe, director of marketing at I-Cube. "First of all, they guarantee signal integrity, even in applications with large fanouts. And we believe that it’s all right during the prototype or logic verification phase to run at less than speed. After all, that’s what people who use emulation systems do. It’s true that the buffered ports consume more power—about 1 W in the target system is in operation. By using JTAG’s load and execute capabilities, a new set of bits can be loaded and latched all at once. This lets you program the part incrementally while it’s in use. The crossbar configuration of the IQ160 also lends itself to dynamic programming applications.

"It’s important to avoid unpredictable delays when you’re programming a device dynamically," Sathe points out. "And with our interconnect architecture, you not only have a predictable delay, you are also guaranteed a connection."

I-Cube predicts that its device will be used in telecommunications systems that have traditionally used crossbar switches, as well as in test and measurement instruments to simplify connection of external signals. Multiprocessor systems that need to change connections dynamically between processors can also use the device.

I-Cube is sampling the IQ160 for $150 each. A prototype system with an IQ160 mounted on an evaluation board, a PC-compatible interface board, a stand-alone IQ160, and software sells for $2,000.

---

**IQ160 block diagram**

The IQ160's ports pass through buffers and registers into a crossbar switch matrix. This configuration lets you connect any combination of pins without regard for routability. The device is controlled and programmed through a JTAG-compatible serial bus.

**IQ160 at a glance**

- Field-programmable interconnect device with 160 I/O ports
- JTAG bus-compatible for configuration control and testing
- Typical port-to-port delay of 17 ns
- Eight signal lines for tristate control
- Dynamic and incremental reconfiguration capability
- Available now for $150; evaluation system with interface cards and software available for $2,000

I-Cube Design Systems
2328-J Walsh Ave
Santa Clara, CA 95051
(408) 986-1077

---

Mike Donlin
Toolkit lets CASE vendors adapt to Ada compilers

In the past, third-party CASE tool vendors haven't been able to adapt their tools readily for Ada development. They've been hampered by the difficulty of using the internal data representation of the Ada library system, which may differ from compiler to compiler. Although CASE tools such as graphical design editors have been able to produce syntactically valid Ada designs, their inability to access internal data representations has hindered Ada designs that weren't necessarily semantically valid.

An open interface standard that lets third-party CASE tools access the Ada library system may change all that. Recently developed cooperatively by TeleSoft (San Diego, CA) and Cadre Technologies (Providence, RI), the first product implementing the Ada Semantic Interface Specification (ASIS) has been announced by TeleSoft.

Previously, some third-party CASE vendors have been able to integrate their tools through agreements with compiler vendors who granted them access to proprietary compiler technology. The advent of ASIS as a public-domain specification means that CASE vendors will be able to bridge the gap between their tools and Ada libraries for any compiler that supports the ASIS interface. To accomplish this, vendors will use TeleSoft's ASIS Toolkit, or similar toolkits that may be developed by other companies.

At present, vendors can access Ada semantic information generated by TeleSoft's TeleGen2 Ada compilers and stored in the TeleGen2 Ada library without having to understand the complexities of the library's internal representation of data. As more Ada compiler vendors adopt the ASIS interface, the choice of compilers for CASE vendors who use the toolkit will increase.

Looking beyond the trees

In the past, if a compiler vendor wanted to supply a CASE vendor with access to Ada semantic information, it meant using some intermediate Ada representation such as Diana trees or abstract syntax trees (ASTs). Such information was difficult to work with because it was stored in cryptic trees that needed to be processed and decoded for a user to traverse them. In addition, if the internal representation of the compiler's libraries changed, the interface to the CASE tools would break. With the stable interface provided by the ASIS specification, such internal representations can change without affecting the compiler's ability to integrate with the CASE tools.

ASIS was developed under the military's Software Technology for Adaptable Reliable Systems (Stars) program. It's also being submitted to the National Institute for Standards and Technology for possible inclusion as part of the Application Portability Profile (APP).

Already Cadre, TeleSoft's partner in the project, has used the ASIS Toolkit to give its Teamwork/Ada reverse-engineering tool access to TeleSoft's Ada library. The original tool was based on an Ada syntactical analyzer. The adaptation was accomplished in two weeks, and Cadre expects to incorporate the product version of ASIS in a future release of Teamwork/Ada.

The ASIS Toolkit is available immediately for use with TeleSoft's RISCAda/Sparc development systems, TeleGen2 for VAX/VMS and the IBM AIX Ada/6000 compiler for the IBM System/6000. Single-license pricing ranges from $13,500 to $36,000, depending on hardware configuration. The tools which utilize the ASIS integration technology may be distributed with no further end-user license fees to TeleSoft.

—Tom Williams

ASIS Toolkit at a glance

- Conforms to public-domain Ada Semantic Interface Specification
- Allows CASE tool adaptation to libraries of compilers supporting ASIS
- Presently works with TeleSoft TeleGen2 Ada compilers
- One-time purchase price; no further product royalties

TeleSoft
5959 Cornerstone Ct W
San Diego, CA 92121
(619) 457-2700
Circle 351
Multibus II Parallel System Bus Analyzer

PSBA-100 A productivity enhancement tool for the system integrator, field service engineer, software, and hardware engineer.

- Stand-alone, single board computer
- 6U form factor, installs in a single slot
- Built-in, terminal-based user interface
- Supports all four address spaces
- Data capture based on Multibus II protocol
- Fully programmable filter logic uses templates based on Multibus II protocol
- Filter logic supports 16 trigger levels

PSBA-100 is a trademark of Intel Corp.

For more information and free Demo Disk, Call ... (402) 295-3900

CIRCLE NO. 166

68HC11 PC-based emulator for 68HC11

- Supports all four address spaces
- Limited Time $399 plus S&H

CIRCLE NO. 167

CIRCLE NO. 168

REMOVE HARDWARE LOCKS

Protect your investment!

Don’t wait for your lock to get lost, stolen or fail and render your program useless.

Our SAFEKEY’S are guaranteed to unlock the following:

- PADS 2000
- MAXROUTE
- TOPAS
- PADS PCB
- MICROSTATION
- RIO
- SMARTCAM
- 3D STUDIO & MORE

Limited Time $399 plus S&H

(609) 390-2799

24 HR. FAX HOTLINE

(609) 390-3750

IMAGINE THAT

1 Evergreen Dr., Seaville, NJ 08230

TM-Trademarks property of respective owners.

CIRCLE NO. 169

CIRCLE NO. 170

IT CAN BE THIS EASY!

OrCAD’s innovative ESP Framework can make creating a netlist from your schematic as easy as pressing an on-screen “button.”

Call (503) 690-9881 for a FREE demonstration disk and information about the entire OrCAD product line: schematic design, simulation, pc board layout, programmable logic IC design and more.

CIRCLE NO. 171

MICROCONTROLLERS

- C Programmable
- Data Acquisition
- Control / Test
- Excellent Support
- From $159 Qty 1
- New Keyboard Display Modules

Use our Littie Giant™ and Tiny Giant™ miniature controllers to compile your product, plant or test department. Features built-in power supply, digital I/O to 48+ lines, serial I/O (RS232 / RS485), A/D converters to 20 bits, keypad drivers, time of day clock, battery backed memory, watchdog, field wiring connections, up to 8 X 40 LCD with graphics, and more! Our $195 Interactive Dynamic C™ makes serious software development easy. You’re only one phone call away from a total solution.

Z-World Engineering

1724 Picasso Dr., Davis, CA 95616

(916) 757-3737 Fax: (916) 753-5141

Automatic Fax: (916) 753-0818

(Call from your FAXNET, request catalog #18)

CIRCLE NO. 172

REAL-TIME NETWORK

The SCRAM-Net™ Network combines the real-time speed of replicated shared memory with the flexibility of a fiber optic LAN to get microsecond response from multi-vendor computers. It offers distinct advantages in critical simulations. Brochure highlights system’s features.

Systran Corp.

4126 Linden Avenue, Dayton, OH 45432-3068 USA

(513) 252-5601 or 1-800-252-5601.

CIRCLE NO. 173

USE OUR READY TO ORDER EXPERTISE IN:

- ANALOG AND MIXED SIGNAL ANALOG DIGITAL INTEGRATED CIRCUIT DESIGN, DEVELOPMENT TESTING AND MANUFACTURING.

TO:

- Reduce Costs
- Safeguard Your R&D Investment
- Increase Reliability
- Enhance Product Image
- Increase Manufacturability

TECHNOLOGIES

- CMOS Technology
- Bipolar Technology

VOLTAGE/CURRENT/FREQUENCY CAPABILITY

- Voltage: 1.5 to 5.5 Volts
- Current: 100na to 5 Amps
- Frequency: DC to 1 Ghz

APPLICATIONS SERVED

- POWER ELECTRONICS
- TELECOMMUNICATIONS
- SIGNAL PROCESSING
- CONTROL CIRCUITS
- FILTERS
- INSTRUMENATION
- DATA ACQUISITION
- COMPUTER PERIPHERALS
- DATA TRANSMISSION INTERFACE

FEATURES

- STANDARD PRODUCTS
- BROADCAST PARTS
- STANDARD CELL LIBRARIES
- ANALOG ARRAYS
- ANALOG-ANALOG ARRAYS
- LOW COST PROTOTYPING
- CONSULTATIVE ASSISTANCE
- ONE STOP SHOPPING
- SYSTEMS EXPERTISE

SIGNAL PROCESSING GROUP

401 N. Alma School Rd., M.S. #9,
Chandler, AZ 85224

Ph: (602) 786-1197 Fax: (602) 821-2472

CIRCLE NO. 174

T-10 UNIVERSAL PROGRAMMER

- EPROM
- PLD
- Bipolar PROM

- Built-in LCC & SMT ZIF sockets to 44 pins
- Individual pin driving
- Point & shoot menus, with MOUSE support
- Device updates on disk & BBS
- Built-in margin testing
- Vector testing
- User definable test parameters
- Full screen editing in 21 formats
- Intelligent identifier

SUNRISE ELECTRONICS, INC.

524 S. Vermont Ave., Glendora, CA 91740

(818) 914-1916

CIRCLE NO. 175

QUICK-TURN PC BOARDS

INSTANT QUOTES

1-800-234-1556

(After Hours (602) 377-7319)

Single/Dual Sided/Multi-Layer Gerber Input/Floppy or Modem

MIL Approved

U.L. Listed

AVANTI CIRCUITS, INC.

17650 North 25th Avenue
Phoenix, Arizona 85023

(602) 863-1781 & 234-1556

Fax (602) 375-1909

BBS/Modem (602) 234-1556

CIRCLE NO. 176

Z-LiTE SOFTWARE

524 S. Vermont Ave., Glendora, CA 91740

Fax: (602) 375-1909

BBS/Modem (602) 234-1556

CIRCLE NO. 177

COMPUTER DESIGN
GUI FOR INTEL 8051 EMULATOR

Franklin Software's GUI Emulator Interface brings windows-like power to Intel and Nohau 8051 emulators at a special price—

Special Offer: $49.

Emulator Interface Features:
1. Fast graphical user interface with Drop Down Menus.
2. Default windows for code, data, and status information.
3. Symbolic debugging of C or PIC-51 code.
4. 'Watch Windows' trace variables, structures, etc.
5. Supports all emulator functions and Intel/Nohau tools.
6. Point & Shoot (Mouse) control of emulator and target.

For Intel and Nohau Emulator Customers Only.

FRANKLIN SOFTWARE, INC
Call (408) 296-8056 Ext. 431 for details.
Please have your FAX number ready.

CIRCLE NO. 178

STD ANALOG I/O
GET A COMPETITIVE EDGE!

Density—up to 16 A/D inputs and 8 D/A outputs on one card. Speed—throughput rates up to 50 kHz. Intelligence—many pre-programmed modes. Input filters, prog. gain amps, sample-holds, FIFO I/O buffers & many other features too numerous to mention here.

ROBOTROL CORP.
925 W. San Martin Ave, PO Box 990, San Martin, CA 95046
(408) 683-2000

CIRCLE NO. 179

THE EASY CHOICE

Micro-Link's VME203 SBC makes your design choice easy. Available in several configurations, VME203 prices start at less than $1,025 in 100 piece quantities. Options include 68EC030 or 68030, FPU, 1 or 4 MB of DRAM with transparent refresh, burst mode Cache, up to 1 MB of EPROM, two RS-232 serial ports, and clock speeds of 16, 32 and 40 MHz. VME203 software support includes Microware OS-9®, CrossCode®, C/FreeForm™ and Microbug II.

Call For Your Free Configuration Guide:
1-800-428-6155 US & CANADA
1-317-846-1721 INTERNATIONAL

CIRCLE NO. 180

CIRCLE NO. 175

CIRCLE NO. 176

CIRCLE NO. 177

CIRCLE NO. 179

CIRCLE NO. 180

CIRCLE NO. 181

CIRCLE NO. 182

CIRCLE NO. 183
If You Haven't Been To BUSCON Lately, Take A Look At What You're Missing.

BUSCON/92-EAST
SEPTEMBER 15-17, 1992
HYNES CONVENTION CENTER
BOSTON, MASSACHUSETTS

Over the years, BUSCON has established itself as the industry’s leading forum for boards, embedded software and other elements of systems architecture.

But BUSCON is more than boards. It’s a comprehensive source of information for designers in the electronic OEM. If your applications require custom design or off the shelf technology, BUSCON is the one place to satisfy all your design needs.

Meet industry leading vendors who can help solve your design problems.

Learn from the experts who pioneered the technology at the industry’s leading technical conference coordinated by Computer Design Magazine

See the latest products and technology. Many important new developments are introduced at BUSCON

Save time, save effort, save money—You can cover more ground at BUSCON in one day than any other source of industry information

It’s all happening at BUSCON ’92 East, September 15-17, 1992 at Boston’s Hynes Convention Center. For more information call (800) 243-3238, (203) 852-0500 or fax (203) 857-4075, or return this coupon.

CIRCLE NO. 65
<table>
<thead>
<tr>
<th>ADVERTISERS INDEX</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADVERTISER</td>
</tr>
<tr>
<td>A</td>
</tr>
<tr>
<td>Advanced Micro Devices....... 86-87</td>
</tr>
<tr>
<td>Alacron, Inc.</td>
</tr>
<tr>
<td>AMP, Inc.</td>
</tr>
<tr>
<td>Analog Showguide</td>
</tr>
<tr>
<td>AP Labs</td>
</tr>
<tr>
<td>Applied Microsystems</td>
</tr>
<tr>
<td>Artel Corporation</td>
</tr>
<tr>
<td>ASIC Conference</td>
</tr>
<tr>
<td>AT&amp;T Microelectronics........ 64-65</td>
</tr>
<tr>
<td>AT&amp;T Microelectronics........ 80-81</td>
</tr>
<tr>
<td>Avanti Circuits</td>
</tr>
<tr>
<td>B</td>
</tr>
<tr>
<td>Brooktree Corporation</td>
</tr>
<tr>
<td>BUSCON '92 East</td>
</tr>
<tr>
<td>C</td>
</tr>
<tr>
<td>Canon USA</td>
</tr>
<tr>
<td>Chrislin Industries</td>
</tr>
<tr>
<td>Ciprico</td>
</tr>
<tr>
<td>CPI</td>
</tr>
<tr>
<td>Cypress Semiconductor</td>
</tr>
<tr>
<td>Computer Design</td>
</tr>
<tr>
<td>Computer Design</td>
</tr>
<tr>
<td>Computer Design</td>
</tr>
<tr>
<td>Computer Design</td>
</tr>
<tr>
<td>Computer Design</td>
</tr>
<tr>
<td>D</td>
</tr>
<tr>
<td>Dyne Five Corporation</td>
</tr>
<tr>
<td>Dynatron, Inc.</td>
</tr>
<tr>
<td>E</td>
</tr>
<tr>
<td>Electronic Solutions</td>
</tr>
<tr>
<td>ELMA Electronics</td>
</tr>
<tr>
<td>Eyring</td>
</tr>
<tr>
<td>F</td>
</tr>
<tr>
<td>Force Computers, Inc.</td>
</tr>
<tr>
<td>Franklin Software</td>
</tr>
<tr>
<td>G</td>
</tr>
<tr>
<td>Grammar Engine</td>
</tr>
<tr>
<td>Grassroot Computer Systems</td>
</tr>
<tr>
<td>Greenspring Computers</td>
</tr>
<tr>
<td>Greenspring Computers</td>
</tr>
<tr>
<td>General Micro Systems</td>
</tr>
<tr>
<td>H</td>
</tr>
<tr>
<td>Heurikon Corporation</td>
</tr>
<tr>
<td>* Hitachi America, Ltd.</td>
</tr>
<tr>
<td>Huntsville Microsystems</td>
</tr>
<tr>
<td>I</td>
</tr>
<tr>
<td>Imagine That</td>
</tr>
<tr>
<td>* Intel Corporation</td>
</tr>
<tr>
<td>Intel Corporation</td>
</tr>
<tr>
<td>Intel Corporation</td>
</tr>
<tr>
<td>Invitational Computer Corp</td>
</tr>
<tr>
<td>Ironics</td>
</tr>
<tr>
<td>Ixthos</td>
</tr>
<tr>
<td>K</td>
</tr>
<tr>
<td>Macrolink</td>
</tr>
<tr>
<td>Maxim Integrated Products</td>
</tr>
<tr>
<td>Microboards, Inc.</td>
</tr>
<tr>
<td>Micron Technology</td>
</tr>
<tr>
<td>Microwave Systems Inc.</td>
</tr>
<tr>
<td>Microwave Link</td>
</tr>
<tr>
<td>M</td>
</tr>
<tr>
<td>Military &amp; Aerospace Electronics</td>
</tr>
<tr>
<td>Mitsubishi Electronics</td>
</tr>
<tr>
<td>Mitsubishi Electronics</td>
</tr>
<tr>
<td>MIZAR</td>
</tr>
<tr>
<td>Motorola Semiconductor Products Inc.</td>
</tr>
<tr>
<td>N</td>
</tr>
<tr>
<td>Needham's Electronics</td>
</tr>
<tr>
<td>Newbridge Microsystems</td>
</tr>
<tr>
<td>Nihon Corporation</td>
</tr>
<tr>
<td>O</td>
</tr>
<tr>
<td>OrCAD Systems</td>
</tr>
<tr>
<td>P</td>
</tr>
<tr>
<td>Quantum Software Systems</td>
</tr>
<tr>
<td>R</td>
</tr>
<tr>
<td>Ready Systems</td>
</tr>
<tr>
<td>Robotrol</td>
</tr>
<tr>
<td>S</td>
</tr>
<tr>
<td>Spectrum Signal Processing</td>
</tr>
<tr>
<td>Star Semiconductor</td>
</tr>
<tr>
<td>Sunrise Electronics</td>
</tr>
<tr>
<td>Synergy Microsystems</td>
</tr>
<tr>
<td>Systran Corporation</td>
</tr>
<tr>
<td>SBUS News</td>
</tr>
<tr>
<td>T</td>
</tr>
<tr>
<td>Themis Computer</td>
</tr>
<tr>
<td>V</td>
</tr>
<tr>
<td>Viga, Inc.</td>
</tr>
<tr>
<td>Vista Controls</td>
</tr>
<tr>
<td>W</td>
</tr>
<tr>
<td>Wind River Systems</td>
</tr>
<tr>
<td>Waverton Microsystems</td>
</tr>
<tr>
<td>Z</td>
</tr>
<tr>
<td>Zwicky Systems, Inc.</td>
</tr>
</tbody>
</table>

Computer Design's INSTANT DATA ACCESS ADVERTISERS

To receive data sheets instantly from these advertisers via FAX, dial (617) 494-8338 and when prompted, enter the 4 digit document number shown here.

<table>
<thead>
<tr>
<th>ADVERTISER</th>
<th>Page</th>
<th>IDA NO.</th>
<th>NO.</th>
</tr>
</thead>
<tbody>
<tr>
<td>Hitachi</td>
<td>19</td>
<td>1034</td>
<td></td>
</tr>
<tr>
<td>KADAK</td>
<td>110</td>
<td>1036</td>
<td></td>
</tr>
<tr>
<td>Macrolink</td>
<td>43</td>
<td>1037</td>
<td></td>
</tr>
<tr>
<td>MIZAR</td>
<td>34</td>
<td>1051</td>
<td></td>
</tr>
<tr>
<td>Synergy</td>
<td>2</td>
<td>1042</td>
<td></td>
</tr>
<tr>
<td>Vista Controls</td>
<td>82</td>
<td>1052</td>
<td></td>
</tr>
</tbody>
</table>

* Domestic only

** International only

The Advertisers Index is published as a service. The publisher does not assume liability for errors or omissions.

EUROPEAN SALES OFFICES

FINLAND

Intel Finland OY
Rusoilantie 2
00390 Helsinki
Tel.: (358) 0544 644
Fax: (358) 0544 030
Tel.: 123-332

FRANCE

Intel Corporation S.A.R.L.
1 rue Edison - BP 303
78065 St Quentin-en-Yvelines Cedex
Tel.: (33) (1) 3057 7000
Fax: (33) (1) 3064 6032
Tel.: 444-474\n
ITALY

Intel Corporation Italia S.p.A.
Piazza Aronne 2
20090 Assago
Tel.: (39) (02) 8920 09 50
Fax: (39) (02) 349 84 64
Tel.: 341-286

SPAIN

Intel Ibérica S.A.
Zubabarr 38
28010 Madrid
Tel.: (34) 1308 25 52
Fax: (34) 1410 75 70
Tel.: 468 80

SWEDEN

Intel Sweden A.B.
Daldalagen 24
17136 Solna
Tel.: (46) 8734 01 00
Fax: (46) 8 27 68 85
Tel.: 122 61

UNITED KINGDOM

Intel Corporation (U.K.) Ltd.
Pipers Way
Swindon Wiltshire SN2 1RJ
Tel.: (44) (0765) 69 60 00
Fax: (44) (0759) 64 14 40
Tel.: 444 474

NETHERLANDS

Intel Semiconductor B.V.
Postbus 84130
3009 CC Rotterdam
Tel.: (31) 10 407 11 11
Fax: (31) 10 456 46 88
Tel.: 222 83

GERMANY

Intel GmbH
Domachester Strasse 1
4018 Feldkirchen
Tel.: (49) 089 899 900
Fax: (49) 089 899 45 98
Tel.: 5355777

Intel GmbH
Wanderwiesenstr. 64
8202 Westbaden-Eberstein
Tel.: (49) 0811 9773 30
Fax: (49) 0811 9773 30

Israel

Intel Semiconductor Ltd.
Altind Industrial Park-
Neve Sharat
P.O. Box 33020
Tel-Aviv 61430
Tel.: (972) 03 49 0 80 80
Fax: (972) 03 49 18 70
Tel.: 370125

CIRCLE NO. 68

COMPUTER DESIGN AUGUST 1992 127
CI-VME40

- FAST ACCESS TIMES
  - 20ns READ/WRITE BLOCK CYCLE
- FAST CYCLE TIMES
  - 83/62NS READ/WRITE BLOCK CYCLE
- VERSATILE CONFIGURATIONS
  - 4, 8, 16, 32 or 64MB in one 6U slot
- VERSATILE ADDRESSING
  - Addressable in 24 or 32 bit through 4 Gigabytes
  - Memory start and end addresses selectable on 256kb boundaries
- RELIABLE
  - VME Revision C.1 Compatibility
- LIFETIME WARRANTY

OTHER QUALITY VMEbus MEMORIES AVAILABLE ARE:

THE CI-VME40

- LOW-COST VMEbus BYTE PARITY MEMORY with 4, 8, or 16MB in one 6U VMEbus slot

THE CI-VSB EDC

- Dual-port VMEbus/VSB memory with Error Detection and Correction, single-bit error detection/correction, double-bit error detection, 4MB up to 64MB in one VMEbus/VSB slot

Associate Publisher
Tim L. Tobeck

National Accounts Managers

Eastern/Midwestern Region
Tim Pritchard
One Technology Park Dr
PO Box 990
Westford, MA 01886
Tel: (508) 392-2118
Fax: (508) 692-7780
Telex: 885436

Southwestern/Northwestern Region
Eric Jetter
19627-45 N, Suite 110
Spring, TX 77388-6030
Tel: (713) 353-0309
Fax: (713) 288-8350

Northern California
Diane Palermo
910 Campisi Way
Suite 18
Campbell, CA, 95008
Tel: (408) 371-7551
Fax: (408) 371-6329

Strategic Accounts Representatives

Eastern U.S.
Sue Navocchik
One Technology Park Dr
PO Box 990
Westford, MA 01886
Tel: (508) 392-2118
Fax: (508) 692-7780

Western U.S.
David Singer
One Technology Park Dr
PO Box 990
Westford, MA 01886
Tel: (508) 392-2109
Fax: (508) 692-7780

U.K./Scandinavia
David Round
Westmead House
123 Westmead Road
Sutton
Surrey SM1 4JH
Tel: (081) 770-1100
Fax: (081) 770-9779

France/Belgium/Southern Switzerland/Spain/Netherlands
Daniel R. Bernard
10, rue Michelet - B.P. 279
78502 Sartrouville Cedex, France
Tel: 01-39-14-67-80
Fax: 01-39-14-70-14

Germany/Austria/Northern Switzerland/Eastern Europe
Johann Bylek
Verlagsbuero Johann Bylek
Stockaelzer, 63
D-8011 Kirchheim/Muenchen
Federal Republic of Germany
Tel: 89-903-88-06
Fax: 89-904-35-26

Italy
Luigi Rancati
Rancati Advertising
Milano San Felice Torre 5
20090 Segrate, Italy
Tel: 02-70300088
Telex: 328601 RANCAD I
Fax: 02-7532354

Japan
Toshihito Egusa
PublNetwork
C407, 2-22-5
Tsukuda Chuo-ku
Tokyo 104, Japan
Tel: 03-5356-5404
Fax: 03-5356-4940

Southeast Asia
Taiwan/Hong Kong/Korea/China/Thailand/Philippines/India/Pakistan/Singapore/Malaysia/Indonesia/Australia/New Zealand
Tom Gorman
CCI Asia-Pacific, Ltd
Suite 905, Guardian House
32 Oi Kwan Rd, Happy Valley
Hong Kong
Tel: 833-2181
Fax: 834-5620

COMPUTER DESIGN (ISSN-0010-4566) is published monthly by PennWell Publishing Company, 1421 S Sheridan, Tulsa, OK 74112. Second-class postage paid at Tulsa, OK 74112 and additional mailing offices. Editorial offices are located at One Technology Park Dr, PO Box 990, Westford, MA 01886. Subscription Prices: Free to design and development qualified engineers and engineering managers in the U.S. and Canada. Paid to all others. Qualified engineers and engineering managers outside the U.S. and Canada - air shipped - $85 one year. For non-qualified recipients in the U.S. - $88 one year; in all other countries - air shipped - $154 one year. Call (918) 832-9263 for subscription information. Microfilm copies of COMPUTER DESIGN may be purchased from University Microfilms, a Xerox Company, 300 N Zeid Rd, Ann Arbor, MI 48106. POSTMASTER: Send change of address form to COMPUTER DESIGN, Circulation Department, PO Box 3466, Tulsa, OK 74101. ©1992 COMPUTER DESIGN by PennWell Publishing Company. All rights reserved. No material may be reprinted without permission from the publisher. Officers of PennWell Publishing Company: Frank T. Lauinger, Chairman and Chief Executive Officer; Joseph A. Wolking, President and Chief Executive Officer; John Ford, Senior Vice-President; Carl J. Lawrence, Senior Vice-President; V. John Money, Vice-President/Finance; W. Steve Zimmerman, Vice-President/Corporate Services.
Get hopping with T-1...

Our VME-T1 boards will simplify your voice processing, video, data and telemetery applications.

The 1424 MainStreet® has a single T-1 interface; the 1448 MainStreet has two. Both come with ROM resident software for:

- ISDN
- X.25 LAPB
- Frame Relay
- SMDS
- HDLC
- Frame Relay
- T-1 framing

NEW PRODUCTS!!!
VME & FUTUREBUS+ Components
T-1 Boards
We have it all.
Come see for yourself.
Booth #411 BUSCON/92-EAST

and leave the turtles behind.

Also available with E-1 interfaces.
All our boards are VME compliant A24: D16, 6U, single slot.

Call us at 1-800-267-7231.
TO BREAK SPEED RECORDS, TURN TO THE SRAM LEADER.

To break performance records, you need extraordinarily fast SRAM solutions. According to In-Stat, Inc., no U.S. company sells more SRAM parts worldwide than Cypress. Period.

If you need high-performance SRAMs, this broad range of fast memories is at your service. CMOS or BiCMOS, TTL or ECL, from 64-bit to multi-megabit, multichip modules, from standard SRAM pinouts to specialty dual-ports, FIFOs, or Cache SRAMs, we’ve got your high-speed SRAM solution. Our Data Book will show you. It’s a hit. And it’s free.

FREE 1992 DATA BOOK HOTLINE: 1-800-852-1810*
Ask for dept C115.

*In Europe, fax your request to the above dept. at 1 (415) 961-4201 or call (32) 2-652-0270. In Asia, fax to the above dept. at 1 (415) 961-4201. © 1992 Cypress Semiconductor, 3901 North First Street, San Jose, CA 95134. Phone 1 (408) 943-2600, Telex: 821032 CYPRESS SNJ UD, T'X: 910-997-0753.