

8540
INTEGRATION UNIT

SERVICE

INSTRUCTION MANUAL



### **WARNING**

THE FOLLOWING SERVICING INSTRUCTIONS ARE FOR USE BY QUALIFIED PERSONNEL ONLY. TO AVOID PERSONAL INJURY, DO NOT PERFORM ANY SERVICING OTHER THAN THAT CONTAINED IN OPERATING INSTRUCTIONS UNLESS YOU ARE QUALIFIED TO DO SO.

# PLEASE CHECK FOR CHANGE INFORMATION AT THE REAR OF THIS MANUAL.

8540 INTEGRATION UNIT

**SERVICE** 

Tektronix, Inc. P.O. Box 500 Beaverton, Oregon

97077

Serial Number \_\_\_

First Printing OCT 1981 Revised SEP 1982 Copyright © 1981 by Tektronix, Inc. All rights reserved. Contents of this publication may not be reproduced in any form without the permission of Tektronix, Inc.

Products of Tektronix, Inc. and its subsidiaries are covered by U.S. and foreign patents and/or pending patents.

TEKTRONIX, TEK, SCOPE-MOBILE, and are registered trademarks of Tektronix, Inc. TELEQUIPMENT is a registered trademark of Tektronix U.K. Limited.

There is no implied warranty of fitness for a particular purpose. Tektronix, Inc. is not liable for consequential damages.

Specification and price change privileges are reserved.

Printed in U.S.A.

### PREFACE

### RELATIONSHIP TO OTHER EQUIPMENT

The 8540 Integration Unit (IU) is a distributed, hardware/software integration work station. The 8540 IU when operating as a stand-alone unit, provides the tools for testing microcomputer programs and prototype designs, including In-Circuit-Emulation and PROM Programming. When operating with an external computer (host), the host is utilized for all software development, mass storage, and file management.

### MANUAL APPLICATION

This service manual describes the functions of the 8540 IU basic circuit boards in sufficient detail to permit service technicians to perform on-site (board-level) repairs and limited field service center (component-level) repairs to the circuit boards.

### ABOUT THIS MANUAL

This Manual introduces you to the software and hardware components of the 8540 IU. In addition, this Manual describes (on a block diagram level) the operation of the hardware within the 8540. This Manual is organized into 22 sections. A brief description of each section follows:

- Section 1 This section contains general information and an introduction to the 8540 IU.
- Section 2 This section contains specifications for the 8540 IU.
- Section 3 This section contains a brief description of the front and rear panel controls, connectors, and indicators. It also contains configuration drawings for each circuit board, with descriptions of the strap and jumper options.
- Section 4 This section describes the System Controller board.
- Section 5 This section describes the Communications Interface board.
- Section 6 This section describes the System RAM board.

- Section 7 This section describes the System ROM board.
- Section 8 This section describes the Emulator Controller board.
- Section 9 This section describes the Program Memory board.
- Section 10 This section describes the Front Panel board.
- Section 11 This section describes the Power Supplies.
- Section 12 This section deccribes how to verify that the 8540 is operating properly.
- Section 13 This section contains the procedures for adjusting the power supplies.
- Section 14 This section contains maintenance information, disassembly instructions, and troubleshooting procedures using power-up and ROM-resident diagnostics. This section also contains consolidated lists of error codes for both power-up and ROM-resident diagnostics.
- Section 15 This section contains descriptions of each Power-Up Diagnostic Test. It also describes how the tests can be used to isolate problems if any diagnostic test fails to execute properly.
- Section 16 This section contains a description of each ROM-Resident Diagnostic Test. It also describes how the tests can be used to isolate hardware failures if any diagnostic test fails to execute properly.
- Section 17 This section contains the options for the 8540.
- Section 18 Installation information is provided in this section.
- Section 19 This section contains technical reference material.
- Section 20 This section contains the 8540 Replaceable Electrical Parts list.
- Section 21 This section contains the 8540 Schematic Diagrams.
- Section 22 This section contains the Replaceable Mechanical Parts list.

@

### MANUAL CONVENTIONS

#### SIGNAL LINE CONVENTIONS

The text and schematic drawings throughout this manual uses a high/low convention to describe the asserted state of all signal lines. The asserted (true) state of each signal line is shown as (L) for low or (H) for high, immediately following the signal line name as follows:

- SLVOPREQ(L)
- CMEM(H)
- M(L)/IO(H)

#### SLASHED ZEROS

Throughout the text in this manual, zeros are not slashed.

#### HEXADECIMAL NOTATION

All address references in this manual are represented by hexadecimal numbers. The contents of 8-bit registers and data buses are also represented by hexadecimal numbers. Exceptions are made in some instances when binary values are noted.

### CHANGE INFORMATION

Change notices are issued by Tektronix, Inc. to document changes in the manual after it has been published. Change information is located in the back of this manual, following the yellow tab marked "CHANGE INFORMATION & TEST EQUIPMENT". When you receive this manual, enter any change information into the body of the manual, as indicated on the change notice.

### REVISION HISTORY

As this manual is revised and reprinted, revision history information is included in the text and diagrams. Original manual pages are indicated by the "@" symbol at the bottom inside corner of the page. Existing pages of manuals that have been revised are indicated by a revision code and date (REV A OCT 1981) in place of the "@" symbol. New pages added to an existing section (whether they contain old, new, or revised information) contain the "@" symbol alongside the revision date (@ OCT 1981).

@

### OPERATIONAL AND INSTALLATION INFORMATION

A minimum of operational and installation information is presented in this manual. Refer to the 8540 IU System Users Guide for information regarding operating procedures. Refer to the 8540 IU Installation Guide for information regarding system installation and initial start-up procedures.

### OPTIONS

Options for the 8540 IU are documented by individual manuals. See the Tektronix Products catalog or contact your local Tektronix Field Office or representative for a list of available options.

### CONTENTS

	Page
Operators	xi
Servicing	xiii
Section 1 GENERAL INFORMATION	
Introduction	1-1 1-2
Section 2 SPECIFICATIONS	
Introduction	2–1
Section 3 OPERATING INFORMATION	
Introduction	3–1
Section 4 SYSTEM CONTROLLER BOARD	
Introduction Address and Data Bus Scheme System Processor Power-On Reset Memory Map and Write Protect Interrupt Priorities Clock Generation Interval Timer Bootstrap ROM Diagnostic ROM	4-1 4-5 4-5 4-8 4-12 4-12

### Section 5 COMMUNICATIONS INTERFACE BOARD

Introduction 5	age 5-1
Baud Rate Generator and Switches	5-2
	J-4
Section 6 SYSTEM RAM BOARD	
Introduction	6-1 6-4 6-6 6-6
Parity Error Logic	6 <b>-</b> 8 6 <b>-</b> 9
Section 7 SYSTEM ROM BOARD	
Introduction  ROM Array  EEPROM Array  I/O Port Decoder  Board Enable  Chip Select  EEPROM Programmer  EEPROM Programming Sequence  7-	7-1 7-3 7-3 7-4 7-6 7-8
Section 8 EMULATOR CONTROLLER BOARD	
Introduction Address and Data Buses System Processor/Emulator Processor Control Service (SVC) Request Detection Breakpoint Logic Interrupt Logic PC Last/Next Storage Registers Forced Jump Logic Extended Bank Switching I/O Port Interfaces	8-2 8-4 8-5 8-5 8-6 8-6

### Section 9 PROGRAM MEMORY BOARD

	age
Introduction Address Buffers Program/System Select Word/Byte Mode RAM Inhibit Low/High Board Select Memory Relocation Extended Bank I/O Port Interfaces 9	9-1 9-4 9-4 9-4 9-6 9-6
Section 10 FRONT PANEL BOARD	
Introduction	0-
Section 11 POWER SUPPLIES	
Introduction	1 – 1   1 – 3   1 – 3
Section 12 FUNCTIONAL CHECK PROCEDURES	
Introduction	2-
Section 13 ADJUSTMENT PROCEDURES	
Introduction	

Section 14 MAINTENANCE	
	4-1   4-2   4-2   4-3   4-3
Diagnostic Troubleshooting Aids	
Section 15 POWER-UP DIAGNOSTICS	
Introduction	5-2 5-3 5-7 5-7
Section 16 ROM-RESIDENT DIAGNOSTICS	
Memory Board RAM Test16DMA Tests16Write Protect and Memory Map Static Test16Memory Relocation Tests16System ROM Board Tests16	6-1 6-6 6-7 6-1 6-1 5-21

### Section 17 OPTIONS

Introduction	17-1
Section 18 INSTALLATION	
Introduction	18 <b>-1</b> 18 <b>-</b> 4
Section 19 REFERENCE MATERIALS	
Introduction	19-1
Section 20 REPLACEABLE ELECTRICAL PARTS	

### Section 21 DIAGRAMS

### Section 22 REPLACEABLE MECHANICAL PARTS

### ACCESSORIES

### CHANGE INFORMATION

### OPERATORS SAFETY SUMMARY

The general safety information in this part of the summary is for both operating and servicing personnel. Specific warnings and cautions will be found throughout the manual where they apply, but may not appear in this summary.

#### TERMS

### In This Manual

CAUTION statements identify conditions or practices that could result in damage to the equipment or other property.

WARNING statements identify conditions or practices that could result in personal injury or loss of life.

### As Marked on Equipment

CAUTION indicates a personal injury hazard not immediately accessible as one reads the marking, or a hazard to property including the equipment itself.

 ${\tt DANGER}$  indicates a personal injury hazard immediately accessible as one reads the marking.

#### SYMBOLS

### As Marked on Equipment

- M DANGER high voltage.
- Protective ground (earth) terminal.
- ⚠ ATTENTION Refer to manual.

### SAFETY PRECAUTIONS

#### GROUNDING THE 8540

The 8540 Integration Unit is grounded through the grounding conductor of the power cord. To avoid electrical shock, plug the power cord into a properly wired receptacle before connecting to the equipment's power input terminals. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.

#### USE THE PROPER POWER CORD

Use only the power cord and connector specified for your 8540.

Use only a power cord that is in good condition.

Refer cord and connector changes to qualified service personnel.

#### USE THE PROPER FUSE

To avoid fire hazard, use only the fuse specified in the parts list for your 8540. Be sure the fuse is identical in type, voltage rating, and current rating.

Refer fuse replacement to qualified service personnel.

#### DO NOT OPERATE IN EXPLOSIVE ATMOSPHERES

To avoid explosion, do not operate the 8540 in an atmosphere of explosive gases.

### DO NOT REMOVE COVERS OR PANELS

To avoid personal injury, do not remove covers or panels from the 8540. Do not operate the 8540 without the covers and panels properly installed.

### SERVICING SAFETY SUMMARY

### FOR QUALIFIED SERVICE PERSONNEL ONLY

(Refer also to the preceding Operators Safety Summary)

#### DO NOT SERVICE ALONE

Do not perform internal service or adjustment on the 8540 unless another person capable of rendering first aid and resuscitation is present.


### USE CARE WHEN SERVICING WITH POWER ON

Dangerous voltages exist at several points in the 8540. To avoid personal injury, do not touch exposed connections and components while power is on.

Disconnect power before removing protective panels, soldering, or replacing components.

### POWER SOURCE

The 8540 is designed to operate from a power source that will not apply more than 250 volts rms between the supply conductors or between either supply conductor and ground. A protective ground connection by way of the grounding conductor in the power cord is essential for safe operation.



8540 Integration Unit.

### Section 1

### GENERAL INFORMATION

$Pa_{e}$	ge
Introduction 1	-1
8540 Description	-1
8540 Architecture 1	<b>-</b> 2
Main Interconnect Board 1 System Bus Structure 1 System Function Boards 1 System Controller Board 1 Communications Interface Board 1 System RAM Board 1 System ROM Board 1 Emulator Controller Board 1 Program Function Boards 1 Program Memory (32K) Board 1 Mechanical Package 1 Front Control Panel 1 Front Panel Board 1	-5 -6 -6 -6 -6 -6 -7 -7 -7 -7 -8
<u>ILLUSTRATIONS</u> Fig.	
No. Pa 1-1 8540 functional block diagram	-2 -4

#### Section 1

#### GENERAL INFORMATION

### INTRODUCTION

This section describes the 8540 Integration Unit (IU) and the host computer support associated with the 8540. It also discusses the 8540 on a functional block level to give you an overall understanding of how the system operates.

#### 8540 DESCRIPTION

The 8540 is a distributed, hardware/software integration work station. conjunction with a host computer and software development tools, it forms a complete Microcomputer Development System. This system provides the tools programs and prototype designs, including for microcomputer testing In-Circuit-Emulation and PROM Programming. The external computer (host) is utilized for all software development, mass storage, and file management. The files are prepared on the host computer; where they are edited, compiled, linked, and then downloaded to the 8540. Emulation may then be performed by using unique emulator processors in the 8540. The emulator processors are equipment to the8540 and configured for microprocessors/microcomputers. A maximum of two emulator processors can be installed in the 8540 at a time. The number of emulators installed depends on the specific emulators used. Some 16-bit emulators only permit one emulator to be installed at a time.

The 8540/Host development system is controlled through a system terminal, which is usually attached to the 8540. In some instances, the terminal may be attached to the host computer.

The software for the 8540 (operating system) and associated optional equipment is contained in ROMs. In addition, the 8540 has 4K bytes of non-volatile EEPROM. This is partitioned into two areas; one area stores 8540 command strings and the other area stores revisions and update information. Command strings and revisions can be made in the field via the system terminal. Command strings are stored using the PERMSTR command and recalled using the string name. Revisions or updates to the operating system are entered using the ROMPATCH command. The operating system implements the revisions (patches) after loading the ROM contents into RAM, and before executing the affected software.

The 8540 has built-in diagnostics that are executed at power-up to verify proper operation of the basic system. In addition, ROM-resident diagnostics provide fault isolation to circuit board level for the standard 8540 configuration. Additional ROMs are provided as standard accessories for fault isolation of optional boards (PROM Programmer, Trigger Trace Analyzer and all emulator processors).

### 8540 ARCHITECTURE

Figure 1-1 is an overall functional block diagram of the 8540. Refer to this figure as you read the following paragraphs.




Fig. 1-1. 8540 functional block diagram.

The 8540 is designed around a dual-processor concept: system (master) and program (slave) CPUs. The system CPU, a 2650A-1 microprocessor, is referred to in this manual as the system processor and is located on the System Controller circuit board. The system processor runs the operating system and performs all interactions with the system I/O devices. The program CPU (emulator processor) runs user programs and interfaces with the prototype microprocessor-based system.

The dual-processor architecture permits the system to support different emulator processors with the same operating system software. The 8540 can support both 8-bit and 16-bit emulator processors. The standard 8540 program memory is 32K bytes, but may be expanded with optional memory boards.

Both the system processor and the emulator processor share the basic bus structure; however, only one processor may be active at a time. Interaction between the system processor and the emulator processor is controlled by the Emulator Controller board, under the direction of the system processor.

### 8540 CONFIGURATION

The 8540 consists of a mechanical package (mainframe), power supplies (+5 Vdc and +/- 12 Vdc), a Main Interconnect board, and a number of plug-in circuit boards. The plug-in circuit boards are arranged in the Main Interconnect board according to the function (system or program) performed by each board. The Emulator Controller board, located in J5 of the Main Interconnect board, prevents bus contention by dividing the system function boards from the program function boards. The Main Interconnect board contains the common system bus that connects the various circuit boards together.

The basic 8540 configuration consists of the following elements:

Main Interconnect board

• System bus structure

System Function Boards

- System Controller board
- Communications Interface board
- System RAM board
- System ROM board

Emulator Controller board

Program Function Boards

• Program Memory (32K) board

### General Information---8540 IU Service

### Mechanical Package

Mainframe

### Power Supplies

- +5 Vdc
- +/- 12 Vdc

### Front Control Panel

• Front Panel board

The remainder of this section briefly discusses each of these elements in turn.




Fig. 1-2. Recommended circuit board arrangement.

#### MAIN INTERCONNECT BOARD

The Main Interconnect board contains the 100-line system bus structure that is common to all plug-in circuit boards. The Main Interconnect board can accommodate up to 16 plug-in circuit boards. Figure 1-2 shows a recommended arrangement for 8540 circuit boards in the Main Interconnect board.

### System Bus Structure

The 100-line system bus structure provides most of the connections to the plug-in circuit boards in the 8540. The bus structure is shown in Fig. 1-3. The Emulator Controller board separates those control and signal lines that are dedicated to either the system section or the program section. Note in Fig. 1-3 that most power, ground, data and address buses, and control lines, are common to all system and program function circuit boards. The mnemonic name and description of each line in the system bus is defined in Section 19 of this manual.




Fig. 1-3. System bus structure.

#### SYSTEM FUNCTION BOARDS

### System Controller Board

This board contains the system processor (a 2650A-1 microprocessor), which is the main controlling element for the 8540. The system processor serves as the "master" in the master/slave environment of the 8540. The System Controller permits memory mapping and write protect assignments to be made to either the 8540 program memory or the prototype memory. The System Controller board encodes 16 interrupts, and services up to 32 interrupts. Sixteen of these interrupts are from the other circuit boards in the 8540. The System Controller board handles communications for the 8540, debugging, and execution of system utility programs. The system processor communicates with the other circuit boards in the 8540 through the use of I/O port interfaces.

### Communications Interface Board

The Communications Interface board is an extension of the System Controller board. It contains a baud rate generator, three RS-232-C compatible interfaces for peripheral equipment, and one RS-422 compatible interface for a High-Speed Serial Interface (HSI). This board is mounted on the 8540 Rear Panel and contains the connectors and baud rate switch for all intersystem connections.

#### System RAM Board

The System RAM board is a 64K dynamic RAM. The System RAM board is used to store the 854O operating system, which is contained in the System ROM board. The System RAM must be located on the system side of the Emulator Controller in the Main Interconnect board.

#### System ROM Board

The System ROM board consists of two memory arrays: 240K ROM and 4K EEPROM arrays. The 8540 operating system and optional equipment software are contained in the 240K ROM array. The revisions/updates (patches) to the software programs in the 240K ROM array are made in the 4K EEPROM array. An EEPROM Programmer accesses the EEPROMs under control of the 8540 operating system, in response to commands from the system terminal.

### EMULATOR CONTROLLER BOARD

The Emulator Controller board ensures that only one processor (either the system processor or emulator processor) has control of the system buses at any time. Bus contention could become a problem without the Emulator Controller board, since all the system and program function circuit boards share the same address bus, data bus, and part of the control lines. In

addition to separating the system and program boards, this board controls debugging operations. The Emulator Controller contains the breakpoint registers, forced jump registers, and program counter registers used during debugging operations. Breakpoint addresses are stored in these registers and compared to the addresses placed on the system address bus by the emulator processor. If the addresses match, the Emulator Controller informs the System Controller. The Emulator Controller is under direct control of the system processor.

#### PROGRAM FUNCTION BOARDS

### Program Memory (32K) Board

The Program Memory board is a 32K-byte static RAM. This memory is used to store the programs that are downloaded from the host computer for execution by an emulator processor. A second Program Memory board (optional) may be added, to increase the Program Memory to 64K.

#### MECHANICAL PACKAGE

The mechanical package consists of a mainframe, mounting hardware, and covers that house the 8301. Three power supplies are located in the lower rear portion of the mainframe. The system bus on the Main Interconnect board is located in the lower front half of the mainframe. The plug-in circuit boards are mounted upright, from left to right, across the front of the mainframe. The circuit boards are plugged into edge connectors installed on the Main Interconnect board. Ventilation is provided by two circulation fans that pull air from the front of the unit, through the circuit board compartment, across the power supplies, and out the rear of the unit.

#### POWER SUPPLIES

Three power supplies (+5 Vdc, +12 Vdc, and -12 Vdc) are located in the lower rear portion of the 8301 mainframe. The three supplies provide the following dc output voltages and currents:

- +5.2 Vdc +1%/-2% at 35.0 Amps (max.)
- +12.0 Vdc +/- 5% at 1.7 Amps (max.)
- -12.0 Vdc +/- 5% at 1.7 Amps (max.)

The three supplies are connected to the system bus structure in the Main Interconnect board, and furnish primary power to the plug-in circuit boards. The three power supplies operate from the primary ac voltage input supply.

General Information---8540 IU Service

### FRONT CONTROL PANEL

The Front Control Panel contains the POWER and RESTART switches, plus four LED status indicators.

### Front Panel Board

The Front Panel board is located directly behind the Front Control Panel. The RESTART switch and four LEDs are mounted on the Front Panel board and extend through the Front Control Panel. The POWER switch is mounted separately on the Front Control Panel.

## CAUTION

DO NOT remove the Front Control Panel without disconnecting ac power cord from the 8540 rear panel. Refer to Section 14 of this manual for instructions on removing the Front Control Panel.

### Section 2

### SPECIFICATIONS

		Page
Intro	duction	2-1
	ILLUSTRATION	
Fig.		
2-1	Time constant for Vpp during programming	Page 2-5
	TABLES	
Table		
0.4		Page
2 <b>-</b> 1 2 <b>-</b> 2	Electrical Characteristics	
2 <b>-</b> 3	Physical Characteristics	
2-4	Circuit Board Power Requirements	
2 <b>-</b> 5	System ROM Board EEPROM Voltage	
2 (	Vpp Electrical Characteristics	
2 <b>-</b> 6	8540 I/O Port Characteristics HSI Port Specifications J100	2-6
2 <b>-</b> 7	8540 I/O Port Characteristics Remote Port Specifications With DTE1 Selected J101 (Configured as a DTE Port)	2 7
2 <b>-</b> 8	8540 I/O Port Characteristics Remote Port Specifications	<b>2-</b> 1
2-0	With DTE2 Selected J101 (Configured as a DTE Port)	2-8
2-9	8540 I/O Port Characteristics Remote Port Specifications	2 0
	With CNTL(L) Selected J101 (Configured as a DTE Port)	2-9
2-10	8540 I/O Port Characteristics Remote Port Specifications	
	With CNTL(L) Selected J102 (Configured as a DCE Port)	2-10
2-11	8540 I/O Port Characteristics Remote Port Specifications	
	With DCE Selected J102 (Configured as a DCE Port)	2-11
2-12	8540 I/O Port Characteristics Auxiliary Port	
	Specifications J103 (Configured as a DCE Port)	2-12
2-13	8540 I/O Port Characteristics Terminal Port	0
	Specifications J104 (Configured as a DCE Port)	2-13

@

### Section 2

### SPECIFICATIONS

### INTRODUCTION

This section contains the specifications for the 8540. Tables 2-1, 2-2, and 2-3 list the specifications for the 8540 as a whole. Table 2-4 lists the power requirements for each circuit board within the basic 8540 unit. Table 2-5 lists the specifications for EEPROM voltage Vpp during read and write operations. Tables 2-6 through 2-13 contain the 8540 I/O port characteristics for all connectors on the 8540 rear panel. These tables define the peripheral interface requirements.

Table 2-1 Electrical Characteristics

Characteristic Requirement Supplemental Information  Primary Power Input Voltages 115 Vac Low (a) 90110 Vac 115 Vac High (a) 108132 Vac 230 Vac Low (a) 180220 Vac 230 Vac High (a) 216250 Vac 4963 Hz  Line Fuses 115 Vac 3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  230 Vac 3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  Power Consumption (maximum)  700 Watts			
Characteristic Requirement Information  Primary Power Input Voltages 115 Vac Low (a) 90110 Vac 115 Vac High (a) 108132 Vac 230 Vac Low (a) 180220 Vac 230 Vac High (a) 216250 Vac 4963 Hz  Line Fuses 115 Vac 3AG, 8 Amps, 250 Volt, medium-blow (5 sec.) 3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum) 700 Watts		Performance	Supplemental
Input Voltages	Characteristic	Requirement	_ = =
Input Voltages			
115 Vac High (a)  230 Vac Low (a)  180220 Vac  230 Vac High (a)  216250 Vac  4963 Hz  Line Fuses 115 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  230 Vac  Line Current (maximum)  Power Consump-  700 Watts	Primary Power		
230 Vac Low (a) 180220 Vac  230 Vac High (a) 216250 Vac  4963 Hz  Line Fuses 115 Vac  230 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  7 Amps  700 Watts	Input Voltages	115 Vac Low (a)	90110 Vac
230 Vac Low (a) 180220 Vac  230 Vac High (a) 216250 Vac  4963 Hz  Line Fuses 115 Vac  230 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  7 Amps  700 Watts			
Frequency  Line Fuses 115 Vac  230 Vac High (a)  216250 Vac  4963 Hz  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  7 Amps  700 Watts		115 Vac High (a)	108132 Vac
Frequency  Line Fuses 115 Vac  230 Vac High (a)  216250 Vac  4963 Hz  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  7 Amps  700 Watts		070 H	i I 400 000 H
Frequency  Line Fuses 115 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  Power Consump-  700 Watts		230 Vac Low (a)	180220 Vac
Frequency  Line Fuses 115 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  Power Consump-  700 Watts		230 Vac High (a)	! 216250 Vsa :
Line Fuses 115 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  7 Amps 700 Watts		2)0 vac nigh (a)	210270 Vac
Line Fuses 115 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  7 Amps 700 Watts	Frequency		4963 Hz
115 Vac  3AG, 8 Amps, 250 Volt, medium-blow (5 sec.)  230 Vac  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  7 Amps  700 Watts	1 - 0 4 4 4 5 - 2 5		
medium-blow (5 sec.)  3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current (maximum)  Power Consump- 700 Watts	Line Fuses		 
230 Vac 3AG, 4 Amps, 250 Volt, medium-blow (5 sec.)  Line Current 7 Amps (maximum)  Power Consump- 700 Watts	115 Vac		
Line Current 7 Amps (maximum) 700 Watts			medium-blow (5 sec.)
Line Current 7 Amps (maximum) 700 Watts			
Line Current 7 Amps (maximum) 700 Watts	230 Vac		
(maximum) Power Consump- 700 Watts			medium-blow (5 sec.)
(maximum) Power Consump- 700 Watts	Iina Cunnont		7 / 4 m m g
Power Consump- 700 Watts		 	
10,000	(max Intuit)		
	Power Consump-		700 Watts
	,		 

Table 2-1 (cont)

Characteristic	Performance Requirement	Supplemental Information
Power Supply	+5.2 Vdc +1%/-2% (b)	With all boards installed in unit. Do not exceed maximum current of 35 Amps.
	+12.0 Vdc +/- 5% (b)	With all boards installed in unit. Do not exceed maximum current of 1.7 Amps.
	-12.0 Vdc +/- 5% (b)	With all boards installed in unit. Do not exceed maximum current of 1.7 Amps.
Heat Dissipation Typical		684 BTU/hr
Maximum		1,227 BTU/hr
Static Discharge Operating Front Panel LEDs		12.5 kV and below with no effect on operation of unit
Except for Front Panel LEDs		15 kV and below with no effect on operation of unit  NOTE  Static voltage must not be applied to the pins of any external connector.
Line Regulation		Within .05% for 10% line voltage change
Load Regulation		Within .05% for 50% load change

<sup>(</sup>a) Set switches S300 and S301 to one of the listed operating positions, determined by the primary voltage source. See Section 3 of this manual for additional information on setting these switches.

<sup>(</sup>b) Refer to Section 13 of this manual if these voltages are out of tolerance.

Table 2-2 Environmental Characteristics

Characteristic	Description
Temperature Operating	O C to +50 C (+32 F to +122 F)
Storage	-55 C to +75 C (-67 F to +167 F)
Humidity Operating	To 90% relative non-condensing
Altitude Operating	To 4 500 m (15,000 feet)
Storage	To 15 000 m (50,000 feet)

Table 2-3
Physical Characteristics

Characteristic	Description
Net Weight	27 kg (60 lb.)
Overall Dimensions Height	267 mm (10.5 in.)
Width	432 mm (17 in.)
Leng th	597 mm (23.5 in.)

Table 2-4 Circuit Board Power Requirements

Circuit Board	Voltage	Typical Amps	Maximum Amps
System Controller	+12 Vdc	0.019	0.023
	-12 Vdc	0.018	0.022
	+5 Vdc	2.7	3.24
Communications Interface	+12 Vdc	0.019	0.023
	-12 Vdc	0.018	0.022
	+5 Vdc	0.20	0.24
Emulator Controller	+5 Vdc	1.4	1.68
Front Panel	+5 Vdc	0.072	0.113
System RAM	+5 Vdc	1.555	2.117
System ROM	+5 Vdc	2.05	2.46
Not Programming	+12 Vdc	0.0125	0.015
Programming	+12 Vdc	0.050	0.060
Program Memory	+5 Vdc	3.8	4.56

Table 2-5
System ROM Board -- EEPROM Voltage Vpp
Electrical Characteristics

Characteristic	Performance Requirement	Supplemental Information
Voltage at TP Vpp		— — — — — — — — — — — — — — — — — — —
During Read Operations	+5.0 Vdc +/- 1 Volt	The voltage at this test point is the Vpp voltage applied to the EEPROMs during a read operation.
During Write Operations (when progam- ming EEPROMs)	+21.0 Vdc +/- 1 Volt	The voltage at this test point is the Vpp voltage applied to the EEPROMs during a write operation (erase or programming).
Time Constant  Voltage at TP Vpp 600 us after start of pulse, when starting a write operation. (during EEPROM programming)	+15.0 Vdc +/- 1 Volt	Refer to Fig. 2-1.




Fig. 2-1. Time constant for Vpp during programming.

Table 2-6 8540 I/O Port Characteristics HSI Port Specifications -- J100

Characteristics	Description
Туре	RS-422
Baud Rate	HSI 153.6K Baud
Bits/Character Number of Stop Bits Parity	8 1 Even
Signal Descriptions:  Pin 1  Pin 2  Pin 3  Pin 4	Shield TX Transmit Data RX Receive Data RTS Request To Send (pulled-up to +5 Vdc with 200 ohm resistor)
Pin 5 Pin 10	CTS Clear To Send RTS' Request To Send (always grounded)
Pin 11 Pin 12 Pin 13 Pin 20 Pin 25	TX' Transmit Data RX' Receive Data DTR' Data Terminal Ready DTR Data Terminal Ready CTS' Clear To Send

Table 2-7
8540 I/O Port Characteristics
Remote Port Specifications With DTE1 Selected -- J101
(Configured as a DTE Port)

Characteristics	Description
Туре	RS-232-C
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions: Pin 1 Pin 2  Pin 3  Pin 4  Pin 5  Pin 6	Protective Ground  TX Transmit Data
Pin 7 Pin 8	of receiver Type 1489 - U3060D) Signal Ground DCD Data Carrier Detect (connected to DCD input on ACIA Type 6850 - U2600-23)
Pin 20	DTR Data Terminal Ready  (pulled-up to +12 Vdc with  3.3 kilohm resistor)

### NOTE

The 8540 looks at CTS to implement the handshake on data transmissions from the peripheral to the 8540.

Table 2-8
8540 I/O Port Characteristics
Remote Port Specifications With DTE2 Selected -- J101
(Configured as a DTE Port)

Characteristics	Description
Туре	RS-232-C
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions: Pin 1 Pin 2	Protective Ground TX Transmit Data (connected to TxD output on ACIA Type 6850 - U2600-6)
Pin 3	RX Receive Data (connected to RxD input on ACIA Type 6850 - U2600-2)
Pin 4	RTS Request To Send (connected to RTS output on ACIA Type 6850 - U2600-5)
Pin 5	CTS Clear To Send (ignored - connected to input of receiver Type 1489 - U3060C)
Pin 6	DSR Data Set Ready (connected to CTS input on ACIA Type 6850 - U2600-24)
Pin 7	Signal Ground
Pin 8	DCD Data Carrier Detect (connected to DCD input on ACIA Type 6850 - U2600-23)
Pin 20	DTR Data Terminal Ready (pulled-up to +12 Vdc with 3.3 kilohm resistor)

### NOTE

The 8540 looks at DSR to implement the handshake on data transmissions from the peripheral to the  $8540 {\mbox{.}}$ 

Table 2-9
8540 I/O Port Characteristics
Remote Port Specifications With CNTL(L) Selected -- J101
(Configured as a DTE Port)

Characteristics	Description
<b>Тур</b> е	RS-232-C
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions: Pin 1 Pin 2	Protective Ground TX Transmit Data (connected to TxD output on ACIA Type 6850 - U2600-6)
Pin 3	RX Receive Data (connected to RxD input on ACIA Type 6850 - U2600-2)
Pin 4	RTS Request To Send  (Jumper J2 on Communications Interface board selects CTS as the RTS output or continuously asserts RTS. RTS is continuously asserted for normal operation.)
Pin 5	CTS Clear To Send (ignored - connected to input of receiver Type 1489 - U3060C)
Pin 6	DSR Data Set Ready (ignored - connected to input of receiver Type 1489 - U3060D)
Pin 7	Signal Ground
Pin 8	DCD Data Carrier Detect (ignored - connected to input of receiver Type 1489 - U3060A)
Pin 20	DTR Data Terminal Ready (pulled-up to +12 Vdc with 3.3 kilohm resistor)

### NOTE

This configuration requires only TX, RX, and ground to be implemented by the peripheral in order to transfer data. No handshaking can take place in this configuration.

Table 2-10
8540 I/O Port Characteristics
Remote Port Specifications With CNTL(L) Selected -- J102
(Configured as a DCE Port)

Characteristics	Description
Туре	RS-232-C
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions: Pin 1 Pin 2  Pin 3  Pin 4  Pin 5	Protective Ground  TX Transmit Data (connected to RxD input on ACIA Type 6850 - U2600-2)  RX Receive Data (connected to TxD output on ACIA Type 6850 - U2600-6)  RTS Request To Send (ignored - connected to input of receiver Type 1489 - U3060A)  CTS Clear To Send (Jumper J1 on Communications Interface board selects RTS as the CTS output or continuously
Pin 6	asserts CTS. CTS is continuously asserted for normal operation.) DSR Data Set Ready
1111 0	(pulled-up to +12 Vdc with 3.3 kilohm resistor)
Pin 7	Signal Ground
Pin 8	DCD Data Carrier Detect (pulled-up to +12 Vdc with 3.3 kilohm resistor)
Pin 20	DTR Data Terminal Ready (ignored - connected to input of receiver Type 1489 - U3060D)

This configuration requires only TX, RX, and ground to be implemented by the peripheral in order to transfer data. No handshaking can take place in this configuration.

Table 2-11
8540 I/O Port Characteristics
Remote Port Specifications With DCE Selected -- J102
(Configured as a DCE Port)

Characteristics	Description
Туре	RS-232-C
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions: Pin 1 Pin 2 Pin 3	Protective Ground  TX Transmit Data (connected to RxD input on ACIA Type 6850 - U2600-2)  RX Receive Data
Pin 4	(connected to TxD output on ACIA Type 6850 - U2600-6) RTS Request To Send (connected to DCD input
Pin 5	on ACIA Type 6850 - U2600-23) CTS Clear To Send (connected to RTS output on ACIA Type 6850 - U2600-5)
Pin 6	DSR Data Set Ready (pulled-up to +12 Vdc with 3.3 kilohm resistor)
Pin 7 Pin 8	Signal Ground DCD Data Carrier Detect (pulled-up to +12 Vdc with 3.3 kilohm resistor)
Pin 20	DTR Data Terminal Ready (connected to CTS input on ACIA Type 6850 - U2600-24)

DTR must be used to control data transmission from the 8540 to the peripheral. RTS/CTS are used to control data transmission from the peripheral to the 8540.

Table 2-12
8540 I/O Port Characteristics
Auxiliary Port Specifications -- J103
(Configured as a DCE Port)

Characteristics	Description
Туре	RS-232-C
<i>0</i> 1	
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions:  Pin 1 Pin 2  Pin 3  Pin 4  Pin 5  Pin 6  Pin 7 Pin 8	Protective Ground  TX Transmit Data
Pin 17 Pin 20	(pulled-up to +12 Vdc with 3.3 kilohm resistor) External Clock DTR Data Terminal Ready (connected to CTS input on ACIA Type 6850 - U2500-24)

DTR must be used to control data transmission from the 8540 to the peripheral. RTS/CTS are used to control data transmission from the peripheral to the 8540.

Table 2-13
8540 I/O Port Characteristics
Terminal Port Specifications -- J104
(Configured as a DCE Port)

Characteristics	Description
Туре	RS-232-C
Baud Rate	Selectable 1109600 Baud
Bits/Character Number of Stop Bits Parity	8 1 Not Checked
Signal Descriptions: Pin 1 Pin 2  Pin 3  Pin 4  Pin 5  Pin 6  Pin 7 Pin 8	Protective Ground  TX Transmit Data (connected to RxD input on ACIA Type 6850 - U2700-2)  RX Receive Data (connected to TxD output on ACIA Type 6850 - U2700-6)  RTS Request To Send (connected to DCD input on ACIA Type 6850 - U2700-23)  CTS Clear To Send (connected to RTS output on ACIA Type 6850 - U2700-5)  DSR Data Set Ready (pulled-up to +12 Vdc with 3.3 kilohm resistor)  Signal Ground  DCD Data Carrier Detect (pulled-up to +12 Vdc with 3.3 kilohm resistor)
Pin 20	DTR Data Terminal Ready (connected to CTS input on ACIA Type 6850 - U2700-24)
	*

DTR must be used to control data transmission from the 8540 to the peripheral. RTS/CTS are used to control data transmission from the peripheral to the 8540.

# Section 3

# OPERATING INFORMATION

	Page
Introduction	. 3-1
Controls, Connectors, and Indicators	. 3-1
Front Panel Controls and Indicators	. 3 <u>-</u> 1
Rear Panel Control and Connectors	
	-
Circuit Board Configurations	. 3-7
Jumpers and Straps	. 3-7
Jumpers	
Straps	
System Controller Board Configuration	
2650A-1 Clock Jumper	3-10
Forced Diagnostic Jumper	
Mapping/Write Protect Strap	3-11
CPU Float Jumper	
Line Grounding Strap	3-11
Direct/Indirect Interrupt Strap	3-11
Bootstrap Limiting Strap	3-11
High-Speed Interface Strap	
Stop Bit Select Strap	3-12
Parity Inhibit Strap	
Even/Odd Parity Strap	3-12
Diagnostic Mode Switch	3-12
Diagnostic LEDs	3-13
Emulator Controller Board Configuration	3-14
Front Panel Hold Jumper	
Extended Address Strap	3-15
Line Grounding Strap	3-15
BP1 Extended Address Jumper	3-16
BP2 Extended Address Jumper	3-16
SVC Detection Jumper	3-16
Direct/Indirect Interrupt Jumper	3-16
Immediate Interrupt Option Strap	3-16
Forced Jump Option Straps	3-16
System RAM Board Configuration	3-17
Test Jumper	3-18
Developmental Strap	3-18
Diagnostic LEDs	
System ROM Board Configuration	3-19
ROM-Socket Straps	
Installation of ROMs	

# Operating Information---8540 IU Service

Prog Low/ Exte Memo Dela Line Exte Commun RS-2 RS-2	am Memory Board Configuration  gram/System Memory Jumper  High Board Jumper  ended Bank Jumper  by Relocation Jumper  gramy Read Strap  ended Memory DIP Switch  dications Interface Board Configuration  232-C Control Line Multiplexer Jumper (J102)  ernal Baud Clock Jumper	3-24 3-24 3-25 3-25 3-25 3-25 3-26 3-26 3-27
	ILLUSTRATIONS	
Fig.		
3-2 3-3 3-4 3-5 3-6 3-7 3-8	8540 front panel controls and indicators. 8540 rear panel control and connecters. Baud rate switch.  System Controller board jumpers and straps.  Emulator Controller board jumpers and straps.  System RAM board jumpers and straps.  System ROM board jumpers and straps.  Strapping configurations for specified PROM types.  Program Memory board jumpers and straps.  Communications Interface board jumpers.	3-3 3-5 3-9 3-14 3-17 3-19 3-21 3-23
	TABLES	
Table No.		
3 <b>-</b> 2 3 <b>-</b> 3	Primary Voltage Switch Selection	3-5 3-6 3-7
3-6 3-7 3-8 3-9 3-10 3-11 3-12	System Controller Board Normal Operating Configuration  Emulator Controller Board Normal Operating Configuration  System RAM Board Normal Operating Configuration  J1111 TTL Test Points	3-10 3-15 3-17 3-20 3-22 3-24

3-ii @

#### Section 3

#### OPERATING INFORMATION

#### INTRODUCTION

This section contains a brief description of all controls, connectors, and indicators for the 8540. In addition, the location and function of all straps and jumpers are described for each circuit board. Detailed operating information for the 8540 is contained in the 8540 System Users Manual. Refer to that manual for an explanation of all software commands used with the 8540.

#### CONTROLS, CONNECTORS, AND INDICATORS

The 8540 controls, connectors, and indicators are discussed in the following paragraphs. In addition, the pin configurations for all rear panel connectors are also included. The 8540 front and rear panels are shown in Figures 3-1 and 3-2. The following description of controls, connectors, and indicators are keyed to the circled numbers in Figures 3-1 and 3-2.

#### FRONT PANEL CONTROLS AND INDICATORS

#### 1 RESTART

When this momentary-contact switch is toggled, the entire system is reset to its initial state. Note that the SELF TEST indicator should be lit after you toggle this switch.

### 2 SELF TEST

When this indicator is lit, the power-up diagnostics tests are running. If the indicator does not go out 5 seconds after power-up or re-booting, an error has been detected in a power-up test.

#### 3 DMA

This indicator is lit when a direct memory access (DMA) operation is occurring.

#### 4 POWER

This ON---OFF rocker switch controls primary power to the 8540.




Fig. 3-1. 8540 front panel controls and indicators.

### 5 PROGRAM

This indicator is lit when the emulator processor has control.

### 6 SYSTEM

This indicator is lit when the system processor has control.

#### REAR PANEL CONTROL AND CONNECTORS

#### 7 LINE FUSE

This is the line fuse for the 8540. If the instrument is configured for 115 Vac, use a 3AG, 8 Amp, 250 Volt, medium-blow (5 sec.) fuse. If the instrument is configured for 230 Vac, use a 3AG, 4 Amp, 250 Volt, medium-blow (5 sec.) fuse.

#### 8 PRIMARY POWER PLUG

This is the primary power supply plug for the 8540. Only the line voltage indicated by the voltage source cover plate should be connected.




Fig. 3-2. 8540 rear panel control and connecters.

#### 9 PRIMARY VOLTAGE SOURCE

The primary voltage source for an 8540 is selected at the factory with two switches: S300 and S301. A cover plate on the rear panel of the instrument indicates which of four possible voltage sources is selected. To change the voltage source, remove this cover plate and change the settings of the two-position switches. One switch, S300, selects 115 Vac or 230 Vac and a second switch, S301, selects a high or low range within 115 Vac or 230 Vac. If you change the voltage source, be certain that your instrument has the proper fuse for the new configuration. Then, replace the cover plate to indicate the new setting. Table 3-1 lists the voltage ranges for the switch positions.

Table 3-1
Primary Voltage Switch Selection

Primary	Switch S300	Switch S301
Voltage	115230	HILOW
=======================================		
90110 Vac	115	LOW
108132 Vac	115	HI
180220 Vac	230	LOW
216250 Vac	230	HI

#### 10 HSI Port

J100 is the High-Speed Serial Interface (HSI) Port. The HSI Port is a modified RS-422 compatible serial interface designed to communicate with a data storage unit such as the TEKTRONIX 8560 Multi-User Software Development System or equivalent. This port operates only at 153.6K baud. Table 3-2 lists the pin configuration of J100.

#### 11 REMOTE Port

J101 and J102 form the Remote Communications Port. This port is used to interface the 8540 with a general-purpose host computer. The port is also designed to interface the 8540 with a telephone modem. Both the male and female connectors of this port are RS-232-C compatible. The Remote Port has two switches associated with it: MODE SELECT switch and BAUD switch. The BAUD switch selects one of eight baud rates. See Fig. 3-3. The MODE SELECT switch selects one of four operating modes. Table 3-3 lists the four operating modes. Table 3-4 lists the pin configurations for connectors J101 and J102.

Table 3-2
HSI Port -- J100 Pin Configuration

 	HSI Port
Pin No.	J100 25-Pin Male
1 2 3 4 5 69 10 11 12 13 1319 20 2124	Shield TX RX RTS CTS RTS' TX' RX' DTR' DTR CTS'
	l




Fig. 3-3. Baud rate switch.

Table 3-3
MODE SELECT Switch
Remote Port Operating Modes

Switch Setting	RS-232-C Function
CNTL(L) DTE1 DTE2 DCE	No Control DTE with CTS control DTE with DSR control DCE with control

#### 12 AUXILIARY Port

J103 is the Auxiliary Port. This port provides communications to and from auxiliary equipment, such as a line printer. The Auxiliary Port is an RS-232-C compatible port with a switch-selectable baud rate. In addition, a jumper-selectable external baud rate is also available on pin 17 of J103. The pin configuration for the Auxiliary Port is listed in Table 3-4. The baud rate switch is the same as that shown in Fig. 3-3.

#### 13 TERMINAL Port

J104 is the Terminal Port. This RS-232-C compatible port with a switch-selectable baud rate provides a communications interface between the 8540 and the system terminal. The pin configuration for the Terminal Port is listed in Table 3-4. Figure 3-3 shows the baud rate switch settings.

		Tal	ole 3 <b>-</b> 4		
Pin	Configurations	for	RS-232-C	Compatible	Ports

	Remote Port		Auxiliary Port	Terminal Port
Pin No.	J101 25-Pin Male	J102 25-Pin Female	J103 25-Pin Female	J104 25-Pin Female
1 2 3 4 5 6 7 8 916 17 1819 20 2125	Shield TX RX RTS CTS DSR LOGIC GND DCD DTR	Shield TX RX RTS CTS DSR LOGIC GND DCD DTR	Shield TX RX RTS CTS DSR LOGIC GND DCD EXT CLK DTR	Shield TX RX RTS CTS DSR LOGIC GND DCD DTR

#### CIRCUIT BOARD CONFIGURATIONS

The standard circuit boards for the 8540 have jumpers and straps that are used to change the configuration or function of the circuit board. The specific function of each jumper and strap is described later in this section with its associated circuit board.

#### JUMPERS AND STRAPS

The following paragraphs define the kinds of jumpers and straps that are used on the standard circuit boards and describe how these connectors can select alternate functions.

#### Jumpers

In this manual, the term "jumper" refers to a small connector designed to fit across a jumper position. A "jumper position" consists of two square pins that can accommodate the placement of the jumper. Jumper positions are arranged on the circuit boards as single-position or two-position jumpers. Single-position jumpers have only two square pins: the jumper is either installed or removed. Two-position jumpers have three square pins, arranged in a straight line or "L" pattern. The jumpers may be installed on pins 1 and 2, 2 and 3, or removed. Table 3-5 shows the symbols used for jumpers in the circuit board configuration drawings that appear later in this section. Jumpers are designated with the prefix "J".

### Straps

In this manual, the term "strap" refers to an ECB through-hole that may be bridged with a soldered wire to select an alternate function. A strap is also associated with a "cuttable run": an ECB run between two through-holes. The run must be cut before one of the through-holes can be strapped to a third through-hole. If there is a cuttable run at the location, it must be cut before the strap is bridged, to prevent system errors. Table 3-5 shows the symbols used for straps in the circuit board configuration drawings that appear later in this section. Straps are designated with the prefix "W".

Table 3-5
Symbols for Jumpers and Straps
Used on Circuit Board Configuration Drawings

Jumper/Strap Symbols	Usage
	These two-position jumpers show the jumper across pins 1 and 2 or across pins 2 and 3.
□ □ or □ □	This single-position jumper shows the jumper across the single jumper position or the jumper removed.
	These two-position straps show the cuttable runs between pins 1 and 2. The runs may be cut and the straps bridged across pins 2 and 3.
0 0 or 0 0	These single-position straps show the through-holes with or without a cuttable run. The cuttable run may be cut or the through-holes may be bridged with a strap.

#### SYSTEM CONTROLLER BOARD CONFIGURATION

Figure 3-4 shows the locations of jumpers and straps on the System Controller board, and the type of connector at each location. There are three jumpers and eight straps on the System Controller board. In addition, Fig. 3-4 shows the locations of a DIP switch (S1100) and LEDs associated with ROM-based diagnostics. Table 3-6 lists the jumper and strap configuration required for normal operation.




Fig. 3-4. System Controller board jumpers and straps.

Table 3-6
System Controller Board Normal Operating Configuration

Number	Jumper or Strap	Normal Operating Configuration
J1051	CPU Float Jumper	Jumper across pins 2 and 3
J3014	Forced Diagnostic Jumper	Jumper across pins 2 and 3
J5704	2650A Clock Jumper	Jumper across pins 1 and 2
W1304	Even/Odd Parity Strap	No change in original strapping
W1306	High-Speed Interface Strap	No change in original strapping
W1308	Stop Bit Select Strap	No change in original strapping
W1309	Parity Inhibit Strap	No change in original strapping
W2017	Bootstrap Limiting Strap	No change in original strapping
W2098	Direct Interrupt Strap	No change in original strapping
w3068	Mapping/Write Protect Strap	No change in original strapping
W7400	Line Grounding Strap	No change in original strapping
S1100	Diagnostics Mode Switch	Set the six switches to ON

### 2650A-1 Clock Jumper

 $\overline{\text{J5704}}$  is the 2650A Clock Jumper. This two-position jumper selects either a 2  $\overline{\text{MHz}}$  System Clock or a 1.25 MHz System Clock. Pins 1 and 2 select 2 MHz. Pins 2 and 3 select 1.25 MHz. For normal operation, place the jumper across pins 1 and 2.

#### Forced Diagnostic Jumper

 $\overline{\text{J3O14}}$  is the Forced Diagnostic Jumper. This two-position jumper forces the Diagnostic ROM on the bus, or allows software to select the Diagnostic or Boot ROMs. Pins 1 and 2 select only the Diagnostic ROM. Pins 2 and 3 select the Diagnostic or Boot ROMs. For normal operation, place the jumper across pins 2 and 3.

### Mapping/Write Protect Strap

<u>W3068</u> is the Mapping/Write Protect Strap. This two-position strap enables the Mapping/Write Protect function during normal operation. If the run between pins 2 and 3 is cut and a strap is placed between pins 1 and 2, the Mapping/Write Protect function is disabled.

#### CPU Float Jumper

 $\overline{\text{J1051}}$  is the CPU Float Jumper. This two-position jumper determines the state of the CPU READ(L) signal. If CPU READ(L) is high, the 2650A-1 can write to the system data bus. If CPU READ(L) is low, the 2650A-1 can read the system data bus. Pins 1 and 2 select a high on CPU READ(L). Pins 2 and 3 select a low on CPU READ(L). For normal operation, place the jumper across pins 2 and 3.

### Line Grounding Strap

W7400 is the Line Grounding Strap. This two-position strap grounds P1-56 (a Main Interconnect board line) during normal operation.

### Direct/Indirect Interrupt Strap

 $\overline{\text{W2098}}$  is the Direct/Indirect Interrupt Strap. This two-position strap provides indirect addressing of interrupts during normal operation. If the run is cut between pins 1 and 2 and a strap placed between pins 2 and 3, direct addressing is selected.

#### Bootstrap Limiting Strap

 $\frac{\text{W2O17}}{2\text{K-byte}}$  is the Bootstrap Limiting Strap. This two-position strap selects a  $\frac{2\text{K-byte}}{2\text{K-byte}}$  address space within the Boot ROM during normal operation. If the run is cut between pins 1 and 2 and a strap is soldered between pins 2 and 3, only a 1K-byte address space within the Boot ROM is selected.

#### High-Speed Interface Strap

 $\frac{\text{W1306}}{\text{an}}$  is the High-Speed Interface Strap. This single-position strap selects an 8-bit data character length during normal operation. If a strap is soldered across this position, a 3-bit data character length is selected.

Operating Information---8540 IU Service

### Stop Bit Select Strap

 $\frac{\text{W1308}}{\text{selects}}$  is the Stop Bit Select Strap. This single-position cuttable run selects one stop bit during normal operation. If the run at this position is cut, two stop bits are selected.

#### Parity Inhibit Strap

 $\frac{\text{W}1309}{\text{parity}}$  is the Parity Inhibit Strap. This single-position cuttable run enables parity generation and checking during normal operation. If the run at this position is cut, the parity generation and checking functions are disabled.

### Even/Odd Parity Strap

<u>W1304</u> is the Even/Odd Parity Strap. This single-position strap selects even parity bits during normal operation. If a strap is soldered across this position and W1309 has not been cut, odd parity bits are selected.

#### Diagnostic Mode Switch

3-12

 $\overline{\text{S1100}}$  is the Diagnostic Mode Switch. This 6-position DIP switch is used to select the power-up mode of operation and the boot mode. For normal operation the six switch positions should be set as follows:

Switch S1100 Positions No.	Switch Setting	Switch Setting Selects
6	0	Normal Boot Mode
5	0	Run Power-up Diagnostics
4	0	Branch to CFM or display ROM-Based Diagnostic on error
3	1	8540 Boot
2	0	Not used set to "O"
1	0	Boot in Local Mode execute STARTUP string

@

A switch setting of "O" is ON (or CLOSED). A switch setting of "1" is OFF (or OPEN).

### Diagnostic LEDs

These LEDs are illuminated while the Power-Up Diagnostics are running. They indicate which test is in progress. If an error is detected, an error code is displayed on the LEDs. These LEDs are used in conjunction with the LEDs on the System RAM board.

#### EMULATOR CONTROLLER BOARD CONFIGURATION

Figure 3-5 shows the locations of jumpers and straps on the Emulator Controller board, and the type of connector at each location. There are five jumpers and five straps on the Emulator Controller board. Table 3-7 lists the jumper and strap configuration required for normal operation.




Fig. 3-5. Emulator Controller board jumpers and straps.

 ${\tt Table~3-7} \\ {\tt Emulator~Controller~Board~Normal~Operating~Configuration}$ 

Number	Jumper or Strap	Normal Operating Configuration
J1183	Front Panel Hold Jumper	Jumper across pins 2 and 3
J3073	Direct Interrupt Jumper	Jumper across pins 2 and 3
J4083	BP1 Extended Address Jumper	Jumper across pins 1 and 2
J4093	BP2 Extended Address Jumper	Jumper across pins 1 and 2
J5177	SVC Detection Jumper	Jumper across pins 1 and 2
W1111	Extended Address Strap	No change in original strapping
W4153	Immediate Interrupt Strap	No change in original strapping
W4163	Forced Jump Option Strap	No change in original strapping
W4165	Forced Jump Option Strap	No change in original strapping
w5097	Line Grounding Strap	No change in original strapping

### Front Panel Hold Jumper

 $\overline{\text{Ji183}}$  is the Front Panel Hold Jumper. This two-position jumper enables or disables the front panel circuitry. Pins 1 and 2 enable the front panel circuitry. Pins 2 and 3 disable the front panel circuitry. For normal operation, place the jumper across pins 2 and 3.

#### Extended Address Strap

<u>W1111</u> is the Extended Address Strap. This two-position strap enables the extended address function during normal operation. If the cuttable run between pins 1 and 2 is cut and a strap is soldered between pins 2 and 3, the extended address enable line is connected to a pull-up resistor and the extended address function is disabled.

#### Line Grounding Strap

 $\frac{\text{W}5097}{\text{P}1-56}$  is the Line Grounding Strap. This single-position cuttable run grounds and  $\frac{\text{W}5097}{\text{P}1-56}$  (a Main Interconnect board line) during normal operation.

#### BP1 Extended Address Jumper

J4083 is the BP1 Extended Address Jumper. This two-position jumper enables or disables the breakpoint 1 extended address function. Pins 1 and 2 enable the function. Pins 2 and 3 disable the function. For normal operation, place the jumper across pins 1 and 2.

#### BP2 Extended Address Jumper

J4093 is the BP2 Extended Address Jumper. This two-position jumper enables or disables the breakpoint 2 extended address function. Pins 1 and 2 enable the function. Pins 2 and 3 disable the function. For normal operation, place the jumper across pins 1 and 2.

#### SVC Detection Jumper

J5177 is the SVC Detection Jumper. This two-position jumper selects SVC Detection support for all three emulation modes or for mode 0 only. Pins 1 and 2 select support for all modes. Pins 2 and 3 select support for mode 0 only. For normal operation, place the jumper across pins 1 and 2.

### Direct/Indirect Interrupt Jumper

J3073 is the Direct/Indirect Interrupt Jumper. This two-position jumper selects either direct or indirect addressing of interrupts. Pins 1 and 2 select direct addressing of interrupts. Pins 2 and 3 select indirect addressing of interrupts. For normal operation, place the jumper across pins 2 and 3.

#### Immediate Interrupt Option Strap

<u>W4153</u> is the Immediate Interrupt Option Strap. This two-position strap supports the current configuration of a single immediate interrupt and provides a method to incorporate an additional immediate interrupt if needed. If the cuttable run between pins 1 and 2 is cut and a strap is soldered between pins 2 and 3, INT 31 FF(H) is NORed with the current immediate interrupt at U4150.

#### Forced Jump Option Straps

 $\frac{\text{W4163}}{\text{M4165}}$  and  $\frac{\text{W4165}}{\text{M4165}}$  are the Forced Jump Option Straps. Future requirements to provide a forced jump capability to interrupts 30 and/or 31 can be met by cutting the run between pins 1 and 2 and soldering a strap between pins 2 and 3 of each strap.

3-16 @

### SYSTEM RAM BOARD CONFIGURATION

Figure 3-6 shows the location of the two jumpers and eight LEDs on the System RAM board. Table 3-8 lists the jumper configuration required for normal operation.




Fig. 3-6. System RAM board jumpers and straps.

Table 3-8
System RAM Board Normal Operating Configuration

Number	Jumper or Strap	Normal Operating Configuration
J6140	Test Jumper	Jumper across pins 1 and 2
W4151	Developmental Strap	No change in original strapping

#### Test Jumper

J6140 is the Test Jumper. This two-position jumper determines the board's response to the CMEM(H) line. Pins 1 and 2 select the board as System Memory whenever the CMEM(H) line goes low. For special applications, pins 2 and 3 select the board as Program Memory. In this configuration diagnostics that test various program memory functions can be conducted on the board when the CMEM(H) line goes high. When testing the board using diagnostics, the board is physically located in the System section of the Main Interconnect board. For normal operations, place the jumper across pins 1 and 2.

#### Developmental Strap

 $\overline{\text{W4151}}$  is a strap that may be used for special developmental requirements. This two-position strap permits MSTR RUN(L) and OPREQ(L) to control the timing of the board. If the cuttable run between pins 2 and 3 is cut and a strap is soldered between pins 1 and 2, MSTR RUN(L) is removed from the board.

#### Diagnostic LEDs

Five of these eight LEDs are turned off or on while the Power-Up Diagnostics are running. The five LEDs indicate which test is in progress; if an error is detected, an error code is displayed on the LEDs. These LEDs are used in conjunction with the LEDs on the System Controller board. The other three LEDs monitor the status of the lower three bits from the data byte of I/O port address D2.

3-18

#### SYSTEM ROM BOARD CONFIGURATION

Figure 3-7 shows the configuration of the System ROM board. It also shows the location of the test point TP Vpp, the 32 ROM sockets, and the test point connector, J1111. Test point TP Vpp is used to determine if the correct voltage and timing is applied to the EEPROMs during an erase or programming operation. Test point connector J1111 contains nine TTL test points. This harmonica-type connector provides easy termination of a logic analyzer or similar test equipment. Table 3-9 lists the nine TTL test points.

The System ROM board has no jumper positions. However, there are five two-position strap configurations located directly below 30 of the 32 ROM sockets. Refer to Fig. 3-7. The strap configurations are used to configure each ROM socket for a specified PROM type.




Fig. 3-7. System ROM board jumpers and straps.

Table 3-9
J1111 -- TTL Test Points

Pin No.	Designation	Function
1	GND	Logic ground.
2	STAT	StatusDuring a read to I/O port address D8, data bit D5 is high when the EEPROMs are being programmed or erased.
3	BD EN	Board EnableWhen data bit D7 of I/O port address D8 is set high, the ROM array is enabled.
4	EE EN	EEPROM EnableWhen data bit D6 of I/O port address D8 is set high, the EEPROM array is enabled.
5	Vpp	When high, EEPROMs are being programmed or erased.
6	BD BUF	Board BufferWhen low, buffer U4090 is enabled ,forcing the data byte onto the system data bus.
7	EE BUF	EEPROM BufferWhen low, address and data latches are enabled during a write operation (programming or erasing) to the EEPROMs.
8	WRP MD	Write Pulse ModifiedClocks the D-type flip-flop when going from low to high, at the start of a programming or erase cycle.
9	EE WR	EEPROM WriteWhen high at the same time WRP(H) is high, generates the WRP MD (Write Pulse Modified) pulse (pin no. J1111-8).

The test point TP Vpp (shown in Fig. 3-7) and pin no. J1111-5 (also designated Vpp) are not the same test point. TP Vpp is the actual dc voltage applied to the EEPROM devices. Pin no. J1111-5 is a TTL test point. The timing relationships of the two test points, however, are identical.

#### ROM-Socket Straps

Figure 3-8 shows the two-position strap configurations for each of the three PROM types. Each ROM socket is configured for the type-2764 PROM when the board is manufactured. If a type-2732A or type-27128 PROM is used, W5 must be strapped accordingly. Table 3-10 lists the strap configuration required for normal operation.

#### NOTE

Designations W1 through W5 and arrow heads (to indicate pin 1) are added to Fig. 3-8 for clarity purposes. The arrow head and strap designations are not etched on the actual circuit board.




Fig. 3-8. Strapping configurations for specified PROM types.

Table 3-10
System ROM Board Normal Operating Configuration

Strap Number	PROM Types	Normal Operation Configuration
W1W4	2732A 2764 27128	No change in original strapping
W5	2764	No change in original strapping
W5	2732A	Strap across pins 1 and 2
W5	27128	Zero-ohm resistor across pins 2 and 3.

#### Installation of ROMs

When you receive your 8540, the EEPROMs and ROMs are installed in the System ROM board for the basic system and any optional boards ordered with your basic unit. Refer to Fig. 3-7. The EEPROMs are installed in sockets CS80 and CS81. The remainder of the sockets (CS82--CS9F) are for the operating system ROMs, diagnostic ROMs, and optional equipment ROMs.

There is no requirement for the ROMs to be installed in specific sockets; however, the operating system ROMs are normally in the lower numbered sockets: CS82 and up. The diagnostic ROMs are next, leaving the remaining sockets for options.

The 8540 is designed to accommodate two emulator boards. This means that any two 8-bit or 16-bit emulators (one board each) can be installed. However, only one 16-bit emulator consisting of more than one board can be installed at a time.

The spare ROM sockets for optional equipment are also limited. You may have to remove existing ROMs and install other ROMs when you add or replace the emulator board(s). This will depend on the options installed in your 8540.



Procedures for the removal or installation of devices are also applicable to the ROMs. The body of the ROM should remain parallel to the circuit board during removal or installation. Do not rock or tilt the ROM when removing or installing. Make sure pin 1 of the ROM is inserted in pin 1 of the socket.

#### PROGRAM MEMORY BOARD CONFIGURATION

Figure 3-9 shows the locations of the jumpers, straps, and switch on the Program Memory board, and the type of connector at each location. There are four jumpers and two straps on the Program Memory board. In addition, a DIP switch (S7170) is used to select the extended addressing function. Table 3-11 lists the jumper and strap configuration required for normal operations.




Fig. 3-9. Program Memory board jumpers and straps.

Table 3-11
Program Memory Board Normal Operating Configuration

Number	Jumper or Strap	Normal Operating Configuration
J5175	Memory Relocation Jumper	Normal Operating Configuration
J6175	Low/High Board Jumper	See text description
J6179	Program/System Memory Jumper	Jumper across pins 1 and 2
J7171	Extended Bank Jumper	Jumper across pins 1 and 2
W5011	Delayed Read Strap	No change in original strapping unless specified in the Emulator Processor Installation Manual.
W7080	Line Grounding Strap	No change in original strapping
S7170	Extended Memory DIP Switch	See text description

#### Program/System Memory Jumper

J6197 is the Program/System Memory Jumper. This two-position jumper determines whether the board is used as Program Memory or, for special applications, as System Memory. Pins 1 and 2 select Program Memory. Pins 2 and 3 select a special System Memory configuration. The 8540 operating system, OS/40, prohibits using the Program Memory board as System Memory. Therefore, for normal operations, place the jumper across pins 1 and 2.

### Low/High Board Jumper

 $\frac{\text{J6175}}{\text{whether}}$  is the Low/High Board Jumper. This two-position jumper determines whether the board will be used as low memory (addresses 0 to 32K) or high memory (addresses 32K to 64K). Pins 1 and 2 select high memory. Pins 2 and 3 select low memory.

### Extended Bank Jumper

J7171 is the Extended Bank Jumper. This two-position jumper enables or disables the extended bank comparator function. Pins 1 and 2 enable this function. Pins 2 and 3 disable the function. For normal operation, place the jumper across pins 1 and 2.

3–24 REV SEP 1982

#### Memory Relocation Jumper

J5175 is the Memory Relocation Jumper. This two-position jumper enables or disables the memory relocation function. Pins 1 and 2 enable the function. Pins 2 and 3 disable the function. For Program Memory normal operation with one memory board installed, place the jumper across pins 1 and 2. When two Program Memory boards are installed, place the jumpers on both boards across pins 2 and 3.

### Delayed Read Strap

 $\frac{\text{W}5011}{\text{cut}}$  is the Delayed Read Strap. If the cuttable run between pins 1 and 2 is  $\frac{\text{cut}}{\text{cut}}$  and a strap soldered between pins 2 and 3, the READ ENBL(L) signal will no longer be delayed. This signal is delayed during normal operation.

### Line Grounding Strap

 $\frac{\text{W}7080}{\text{P}1-56}$  is the Line Grounding Strap. This single-position cuttable run grounds  $\frac{\text{W}7080}{\text{P}1-56}$  (a Main Interconnect board line) during normal operation.

### Extended Memory DIP Switch

S7170 is the Extended Memory DIP switch. This 8-bit DIP switch works in conjunction with the Low/High Jumper to allocate extended memory. Unless a particular setting for an option is indicated within that option's Installation Manual, all switches should be in the ON or CLOSED position.

#### COMMUNICATIONS INTERFACE BOARD CONFIGURATION

Figure 3-10 shows the locations of jumpers on the Communications Interface board and the type of connector at each location. There are three jumpers on the Communications Interface board. Table 3-12 lists the configuration required for normal operation.




Fig. 3-10. Communications Interface board jumpers.

Table 3-12 Communications Interface Board Normal Operating Configuration

Number	Jumper or Strap	Normal Operating Configuration
J1	RS-232-C Multiplexer Jumper	Jumper across pins 2 and 3
J2	RS-232-C Multiplexer Jumper	Jumper across pins 2 and 3
J3	External Baud Rate Jumper	Jumper across pins 1 and 2

### RS-232-C Control Line Multiplexer Jumper (J102)

J1 (located on the Communications Interface board) is the RS-232-C Control Line Multiplexer Jumper for jack J102 (located on the rear panel). This two-position jumper selects the RTS(H) signal or ground as a control signal for J102. Pins 1 and 2 select the RTS(H) signal. Pins 2 and 3 select ground. For normal operation, place the jumper across pins 2 and 3.

**3-26** 

### RS-232-C Control Line Multiplexer Jumper (J101)

J2 (located on the Communications Interface board) is the RS-232 Control Line Multiplexer Jumper for jack J101 (located on the rear panel). This two-position jumper selects the CTS(H) signal or ground as a control signal for J101. Pins 1 and 2 select the CTS(H) signal. Pins 2 and 3 select ground. For normal operation, place the jumper across pins 2 and 3.

#### External Baud Clock Jumper

 $\overline{\text{Jumper.}}$  (located on the Communications Interface board) is the External Baud Clock  $\overline{\text{Jumper.}}$  This two-position jumper selects either 110 baud rate or an external baud rate clock. Pins 1 and 2 select a signal from the 110 baud rate generator. Pins 2 and 3 disconnect the line from the 110 baud rate generator and select an external signal as the baud rate. For normal operation, place the jumper across pins 1 and 2.

# Section 4

# SYSTEM CONTROLLER BOARD

	Page
Introduction	. 4-1
Address and Data Bus Scheme	. 4-1
Address Buses	
Data Buses	
System Processor	• 4 <b>-</b> 3
Power-On Reset	• 4 <b>-</b> 5
Memory Map and Write Protect	• 4 <b>-</b> 5
Interrupt Priorities	. 4 <b>-</b> 8
Clock Generation	4-12
Interval Timer	4-12
Bootstrap ROM	4-14
Diagnostic ROM	4-15
I/O Port Interfaces	4-16
Functional and I/O Decoders	4-17
Functional Decoder	
I/O Decoders	
External I/O Ports	
RS-232-C Interface Ports	
RS-422 Interface Port	
Manufacturing Test Port	
Internal I/O Ports Interval Timer/CPU Reset Port	
Switch Read/LED Write Port	
Bank Switching Port	
Sync Test Port	
Direct Memory Access (DMA)	

### ILLUSTRATIONS

Page
4-2
••• 4-4 ••• 4-5
· · · 4-5
••• 4–13
4-13
4-14
4-18
4-23
•• 4 <b>-</b> 32
Page
4-8
4 <b>-</b> 9
4-11
4-17
• • 4-11
4-20
4-21
4-24
4-25
· · 4-26
4-27
4-28
4-29
4-30
1 71
4-31
4-33

### Section 4

#### SYSTEM CONTROLLER BOARD

#### INTRODUCTION

The System Controller board is located on the system side of the Emulator Controller board in the Main Interconnect board. The System Controller is the controlling element within the 8540. The major functions of the System Controller are:

- address and data bus scheme
- system processor
- power-on reset
- memory map and write protect
- interrupt priorities
- clock generation
- interval timer
- bootstrap ROM
- diagnostic ROM
- I/O port interfaces

Figure 4-1 is a functional block diagram of the System Controller board.

#### ADDRESS AND DATA BUS SCHEME

There are two address buses and two data buses in the System Controller bus structure, as shown in Fig. 4-1. The system processor uses these buses as four unique buses. Addressing and data flow on the buses are controlled by enabling and disabling directional and bidirectional buffers. The four buses are designated:

- address bus AO(H)--A15(H)
- address bus BAO(H)--BA15(H)
- data bus DO(H)--D7(H)
- data bus BDO(H)--BD7(H)




Fig. System Controller board functional block diagram.

# ADDRESS BUSES (1) (5)

Address bus BAO(H)--BA15(H) interfaces directly with the system processor. It also interfaces with the system address bus through directional buffers U4O4O and U4O5O. These buffers are enabled whenever the system processor is active (running). Address bus AO(H)--A15(H) interfaces with the system address bus through directional buffers U6O4O and U6O5O. Lower order address buffer U6O4O is always enabled. The high-order address buffer U6O5O is enabled except when the system processor is addressing its uppermost 512 addresses (FEOO--FFFF), during a memory map or write protect function. (See the memory map and write protect function discussion, later in this section.)

# DATA BUSES (1)

Data bus DO(H)--D7(H) interfaces directly with the system processor. It also interfaces with the other data bus, BDO(H)--BD7(H), through directional buffer U2O6O. Data bus BDO(H)--BD7(H) interfaces to/from the system data bus through receive/drive buffers U5O6O and U6O6O. Figure 4-2 is a simplified schematic of the data buses, showing the direction of data flow when the buffers are enabled.

# SYSTEM PROCESSOR (1)

The system processor U2050 is a 2650A-1 microprocessor that provides overall control of the 8540. Supervisory functions are provided to the system under software control. The software functions controlled by the system processor include:


System input/output Directs all I/O activity for the system peripherals, including the system terminal, the line printer, and

the High-speed Serial Interface (HSI).

Debugging Executes the debug program and controls the emulator processor through separate debug hardware.

System utilities Performs all system utility functions, such as processing messages between system peripheral devices.

The system processor has full access to both system memory and program memory. The system processor performs input/output functions to all system peripherals through I/O interface ports. It also directs all other system and program circuit boards, such as the Emulator Controller, System RAM, System ROM, Program Memory, and optional boards.



# POWER-ON RESET (1)

The power-on reset circuitry initializes the 8540 system during power-up, and resets the system during a restart. The power-up detector initiates a reset signal, causing RESET(L) to go low. When low, RESET(L) causes the system processor to fetch and execute the instruction at address 0000 in the system memory. RESET(L), when low, is also used throughout the system to initialize or reset all of the circuit boards. When the RESTART switch on the Front Panel is set to the restart position, RESET(L) goes low, resetting the system processor and all of the circuit boards.

## MEMORY MAP AND WRITE PROTECT 5

In emulation mode 1, memory can be mapped to the 8540 Program Memory and/or the prototype memory. Memory mapping permits the user to assign 128-byte blocks of memory address space to either the 8540 Program Memory or the prototype memory, throughout a total address space of 64K bytes. Figure 4-3 shows the functional control of the memory mapping feature. The UMAP(L) control line determines whether the 128-byte memory block is stored in program memory or prototype memory. Additionally, any 128-byte block within the 8540 Program Memory (64K address space) can be write-protected. The RAM INH(L) line determines which of the 128-byte blocks of program memory are write-protected. If a write violation occurs, an interrupt is generated. The write-protect function does not affect the prototype memory. Figure 4-4 is a simplified block diagram of the memory map and write protect circuitry.




Fig. 4-3. Memory map functional control.




Fig. 4-4. Memory Map and Write Protect simplified block diagram.

The memory map consists of two 256 x 1-bit RAM storage devices (U5010 and U6010) for a total of 512 bits of storage capacity. The memory capacity of 64K bytes is divided into 512 blocks. Each block contains 128 bytes of memory and is represented as one bit in the 512-bit memory map. Each bit in the memory map defines one of the 512 blocks of memory as being in the 8540 Program Memory or the prototype memory.

The write-protect logic consists of two 256 x 1-bit RAM storage devices (U6022 and U6030), for a total of 512 bits of storage capacity. The write-protect and memory map storage are identical, with the exception of the DI (Data In) and the DO (Data Out) lines. Each of the 512 blocks of 8540 Program Memory can be write-protected by setting the write-protect bit for each block.

The uppermost 512 addresses (FEOO--FFFF) of the system memory address space are used to store the memory map and write-protect information. When these addresses (FEOO--FFFF) are accessed, data bus bits DO and D2 are stored in the RAMs (on a write operation) or read from the RAMs (on a read operation).

4-6

In Fig. 4-4, note that address lines BA9(H)-BA15(H) are connected to the input of decoder U4060. These address lines are high for addresses between FEOO and FFFF; the decoder is enabled when the other input control lines are also high. When the decoder is enabled, MAPON(L) control line goes low. This has the following effect:

- 1. Disables address buffer U6050, which removes the higher order system address byte (A8--A15) from the unique address bus, AO(H)--A15(H).
- 2. Enables address buffer U4010, which forces the lower order address byte, BAO(H)--BA7(H) (from the system processor), onto the high-order address byte, A8(H)--A15(H). These addresses are also presented to the memory map and write protect RAMs.
- 3. Enables gate U4020C, which places the state of BA8(H) onto the chip enable (CE) input lines of the memory map and write protect RAMs.

Note that address line BA8(H) is low for addresses between FEOO--FEFF, and high for addresses between FFOO--FFFF. Therefore, U5010 and U6022 store the memory map and write-protect information for addresses between FEOO--FEFF (256 bytes). Likewise, U6010 and U6030 store the memory map and write-protect information for addresses between FFOO--FFFF (256 bytes).

The WRITE MAP(L) control line determines whether the RAMs are storing information from their data inputs (DI) or reading the stored data in the RAMs. WRITE MAP(L) is low when storing data, and high when reading the stored data. The data output (DO) follows the complement of the stored data during a read cycle.

Data bit DO sets the memory map RAMs, and data bit D2 sets the write protect RAMs. Table 4-1 lists the logic states of bits DO and D2 and the control functions performed. When UMAP(L) is high, the 8540 program memory is accessed. When UMAP(L) is low, the user or prototype memory is accessed. Also, when RAM INH(L) is high, the write-protect feature is disabled, and when RAM INH(L) is low, the write-protect feature is enabled for 8540 program memory only.

Table 4-1
Memory Map and Write Protect Features

Type of	WRITE MAP(L)		State of Bit		Data Out	Function
Write 0			0	1	0	UMAP(L) is high, assigns address block to program memory.
		DO	1	0	1	UMAP(L) is low, assigns address block to prototype memory.
Read	1	DO	X	1	0	UMAP(L) is high, reads the data bytes from program memory.
	1		X	0	1	UMAP(L) is low, reads the data byte from prototype memory.
Write	"O" if Write	D2	0	1	0	RAM INH(L) is high, removes write protect from program memory.
Read	"1" if Read		1	0	1	RAM INH(L) is low, assigns write protect to program memory.

### INTERRUPT PRIORITIES 3

The system processor (2650A-1 microprocessor) in the System Controller has vector interrupt capabilities. The starting address of a service routine (interrupt) is called an interrupt vector, and is read by the system processor as a vector address from the data bus. The system processor can service up to 32 of these interrupts on a priority basis. Sixteen of the interrupts are encoded and placed on the data bus by the System Controller; the other sixteen are encoded and placed on the data bus by the Emulator Controller. A priority is established for each interrupt; System Controller interrupts have a higher priority than Emulator Controller interrupts. Table 4-2 shows the priority assignment, vector address, and function or interrupting device for each interrupt. The priority encoding and enabling of these interrupts is controlled by logic circuitry on the System Controller and Emulator Controller boards.

Table 4-2
Interrupt Vectors

Priority	Vector Address	Function
0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31	0000 0002 0004 0006 0008 0000 0000 0000 0000 0012 0014 0016 0018 001A 001C 001E 0020 0022 0024 0026 0022 0024 0026 0028 0020 0022 0024 0026 0028 0020 0020 0020 0021 0030 0030 0030 0030	Reset System Memory Parity Error Write Protect Violation Reserved for Program Memory Parity Error HSI Interface In HSI Interface Out Remote Communications Port (ACIA) Auxiliary Port (ACIA) System Terminal Port (ACIA) Interval Timer DMA Flexible Disc Port Not Assigned PROM Programmer PROM Programmer System RAM Refresh Emulator SVC 1 Emulator SVC 2 Emulator SVC 3 Emulator SVC 4 Emulator SVC 5 Emulator SVC 6 Debug SVC 1 (DumpRestore) Debug SVC 2 (GetPut) Breakpoint 1 Breakpoint 1 Breakpoint 2 Single Cycle Emulator Halted Diagnostic Interrupt TTA/RTPA Interrupt 30 RTPA Interrupt 31

Each interrupting device/function has a dedicated interrupt flip-flop/latch associated with it. When a device requests an interrupt, the corresponding interrupt flip-flop/latch is set. The priority encoders ensure one of the 16 encoded interrupts on the System Controller board is serviced first. If there is more than one interrupt at one time, the highest priority interrupt is serviced first. The lower-priority interrupt remains set in its associated flip-flop/latch, and is serviced when the higher-priority interrupt is completed.

#### Table 4-3 contains the following information:

- A list of the system bus interrupt lines associated with each of the 16 interrupts encoded by the System Controller board.
- The associated flip-flop/latch output control line.
- Where the interrupt originated.
- The function of the interrupt.

As listed in Tables 4-2 and 4-3, the 16 interrupts encoded by the system processor are assigned as follows:

- Seven interrupt flip-flops are located on the System Controller board.
- Three interrupts are passed from peripheral devices through the associated ACIAs.
- One interrupt is reserved.
- Four interrupts are from other boards: two from the System RAM board and two from the PROM Programmer.
- One interrupt is not assigned.

Table 4-3
Flip-Flop/Latch Interrupts on the System Controller Board

System Bus Line Name	Flip-Flop/Latch Output Line	Origin Of Interrupt	Function
INT O(L)	RESET(L)	Sys. Cont. & Front Panel	Reset
INT 1(L)	INT 1(L)	System RAM	System Memory Parity Error
INT 2(L)	WRITE PROT(L)	Sys. Cont.	   Write Protect   Violation Interrupt
INT 3(L)			Reserved for Program Memory Parity Error
INT 4(L)	HS IN(L)	Sys. Cont.	HSI Interrupt In
INT 5(L)	HS OUT(L)	Sys. Cont.	HSI Interrupt Out
INT 6(L)	RINT(L)	ACIA (Sys. Cont.)	Remote Communications Port Interrupt (ACIA)
INT 7(L)	AINT(L)	ACIA (Sys. Cont.)	Auxiliary Port Interrupt (ACIA)
INT 8(L)	TINT(L)	ACIA (Sys. Cont.)	System Terminal Port   Interrupt (ACIA)
INT 9(L)	CLOCK INT(L)	Sys. Cont.	Interval Timer Interrupt
INT 10(L)	DMA INT(L)	Sys. Cont.	DMA Interrupt
INT 11(L)	DISC INT(L)	Sys. Cont.	Flexible Disc Port Interrupt
INT 12(L)			Not Assigned
INT 13(L)	   INT 13(L)	PROM Prog.	PROM Programmer Interrupt
INT 14(L)	INT 14(L)	PROM Prog.	PROM Programmer Status Interrupt
INT 15(L)	INT 15(L)	   System RAM 	   System RAM Refresh 

# CLOCK GENERATION 4

The Clock Generation circuitry consists of two crystal oscillators: Y7806 (2.4576 MHz) and Y4800 (20 MHz). Figure 4-5 is a functional block diagram of these oscillators. The 2.4576 MHz oscillator is used to generate a 153.6K baud rate for the High-speed Serial Interface (HSI). This frequency is also divided by two, and fed to the Communications Interface board to generate the various baud rates for the ACIAs. The 20 MHz oscillator feeds two timing chains that provide the clock frequencies listed in Table 4-4.

Table 4-4 20 MHz Timing Chains

Frequency	Function					
10 MHz	8540 System Clock					
2 MHz	FAST Clock for the system processor and DMA Clock					
1.25 MHz	SLOW Clock for the system processor and I/O Clock timing chain					

The 1.25 MHz and 2 MHz frequencies are connected to an internal jumper, J5704. The position of jumper J5704 selects either a SLOW or FAST clock for the system processor (2650A-1).

The 1.25 MHz clock is divided by 32 in another timing chain to provide an I/O Clock of 39.06 kHz.

## INTERVAL TIMER 3

The Interval Timer circuitry is another timing chain that generates the 100 ms interval timer clock. The 1200 Hz frequency from the baud rate generator on the Communications Interface board is divided by 120 to generate the 100 ms interval clock. Figure 4-6 is a functional block diagram of the interval timer. For additional information on the use of the interval timer, refer to the Interval Timer I/O Port discussion later in this section.




Fig. 4-5. Clock timers functional block diagram.




Fig. 4-6. Interval timer functional block diagram.

## BOOTSTRAP ROM 2

The Bootstrap ROM (U5040, a type-2716 device) has the capacity to store 16K bits (2K bytes). Strap W2017 allows the ROM to be strapped for either 8K or 16K bits of storage. Normal strapping is 16K bits. The Bootstrap ROM can be software-enabled or -disabled, but is automatically enabled when control line RESET(L) is asserted. On power-up or restart conditions (after the power-up tests have completed), the Bootstrap ROM boots the operating system from the System ROM board into the System RAM board.




Fig. 4-7. Bootstrap ROM and Diagnostic ROM simplified schematic.

Figure 4-7 is a simplified schematic of the Bootstrap ROM circuitry. The Bootstrap ROM is enabled when all the following conditions exist:

- 1. When control line CPU FLT(L) is high, indicating jumper J1051 is not installed. (See Section 3 of this manual for list of jumpers.)
- 2. When control line CMEM(H) is low, allowing the system processor to address system memory.
- 3. When control line R(L)/W(H) is low, indicating a read operation.
- 4. When address bus lines A11(H)--A15(H) are low, indicating address bit A11 is limiting the Bootstrap ROM capacity to 2K bytes (2K x 8), which is normal.
- 5. When control line BOOT ENBL(H) is high, indicating that data bit D5 is low when I/O port address EA is on the address bus during a write operation.

When the Bootstrap ROM is enabled, the bootstrapping data stored in the ROM may be read from the data bus for any address 0000-07FF (AO--A10). In addition, when the Bootstrap ROM is enabled, control line RAM INH(L) goes low, disabling the system and program memories.

### DIAGNOSTIC ROM (2)

Diagnostic ROM U5030 (a type-2332 device) is a mask programmable ROM that has a storage capacity of 32K bits (4K bytes). The Diagnostic ROM occupies memory space at addresses OOOO--OFFF. It can be enabled or disabled by software or by the Mode Select switch. (Refer to Section 15 of this manual for additional information on the Mode Select switch.) The Diagnostic ROM contains the power-up tests that are executed each time the POWER or RESTART switch is activated. The Diagnostic ROM is also enabled if jumper J3014 is installed in the forced diagnostic position. (Refer to Section 3 of this manual for a complete listing of all jumpers.)

Figure 4-7 also shows the enabling circuitry for the Diagnostic ROM. The Diagnostic ROM is enabled when the first three conditions for the Bootstrap ROM are satisfied, plus all the following conditions:

- 1. When control line MEM(L) is low, indicating a memory access.
- 2. When address bus lines A12(H)--A15(H) are low, indicating a bus address between 0000--OFFF.
- 3. When control line DIAG ENBL(H) is high, indicating that data bit D6 is high when I/O port address EA is on the address bus during a write operation.

OR

When the strapping jumper is installed on pins 1 and 2 of J3014, which forces control line DIAG ENBL(H) high.

When the Diagnostic ROM is enabled, the diagnostic data in the ROM may be read from the data bus for bus addresses between 0000--0FFF. When the ROM is enabled, control line RAM INH(L) goes low, disabling the system and program memories.

#### I/O PORT INTERFACES

In order to perform its software functions, the system processor must be able to communicate with the remainder of the System Controller board, with the 8540 plug-in circuit boards, and with peripheral equipment. This is accomplished through I/O port addresses that have internal and external interfaces. Internal interfaces are within the 8540. External interfaces are with peripheral equipment, external to the 8540. The I/O port address establishes the correct interface, and the associated data byte on the data bus contains the communications or information which takes the form of:

- status (read)
- control (write)
- data (read or write)

The System Controller board has the following I/O port interfaces:

- External I/O Ports
  - 1. Remote Communications Port (RS-232-C)
  - 2. Auxiliary Port (RS-232-C)
  - 3. System Terminal Port (RS-232-C)
  - 4. High-speed Serial Interface Port (RS-422)
  - 5. Manufacturing Test Port
- Internal I/O Ports
  - 1. Interval Timer/CPU Reset Port
  - 2. Switch Read/LED Write Port
  - 3. Bank Switching Port
  - 4. Sync Test Port
  - 5. DMA Interface Ports

Various types of decoders are used to decode the I/O port addresses that are associated with a particular board or function. The System Controller board

utilizes three decoders: one Functional Decoder and two I/O Decoders. These decoders are discussed in the following paragraphs, followed by an explanation of each external and internal I/O port.

#### FUNCTIONAL AND I/O DECODERS

The lower-order address bus lines, AO--A7, are decoded to determine which I/O port is accessed. Table 4-5 lists the I/O port address assignments for the System Controller. Refer to Section 19 of this manual for a complete listing of the 8540's I/O port address assignments.

I/O port addresses for the System Controller board are decoded in a functional decoder and two I/O decoders: one for read operations and one for write operations. Figure 4-8 is a simplified schematic diagram of these decoders.

Table 4-5
System Controller I/O Port Address Assignments

Port		
Address	Read/Write	Function or Device
======	========	
909F	R/W	DMA Controller
CA	R/W	Remote PortACIA control and status
CB	R/W	Remote PortACIA data
CC	R/W	Auxiliary PortACIA control and status
CD	R/W	Auxiliary PortACIA data
CE	R/W	System Terminal PortACIA control and
		status
CF	R/W	System Terminal PortACIA data
	- /	
E8	R/W	High-Speed Communications port data
E9	R/W	High-Speed Communications port control and status
EA	R/W	Manufacturing Test status and control
EB	R/W	Manufacturing Test data
EC	W	Interval Timer control port
EC	R	Programmed reset
ED	l W	LED Write port
ED	R	Switch Read port
${\tt EE}$	W	Bank Switch
${\tt EF}$	R	Sync Test port




Fig. 4-8. Functional and I/O decoders block diagram.

## Functional Decoder 5

Functional decoder U5050 utilizes a type-74S472 PROM as a decoder. This decoder is enabled when all of the following conditions are met (refer to Fig. 4-8):

- 1. When control line MSTR RUN(H) is high, indicating that the 2650A-1 is fetching and executing instructions;
- 2. When control line M(L)/IO(H) is high, indicating the execution of an I/O instruction; and
- 3. When control line I-INTACK(L) is high, indicating that there is no interrupt pending or in progress.

When enabled, the functional decoder decodes the following I/O port addresses

from the address bus during either a read or write operation. (Refer to Fig. 4-8.)

90 <b></b> 9F	Any	of thes	e I/0	port	addresses	sets	control	line	DMA(L)
	low,	enabli	ng th	e DMA	device.				

CA and CB These I/O port addresses set control line P1(L) low, enabling the Remote Communications port ACIA.

CC and CD These I/O port addresses set control line P2(L) low, enabling the Auxiliary port ACIA.

CE and CF These I/O port addresses set control line P3(L) low, enabling the System Terminal ACIA.

E8--EF Any of these I/O port addresses sets control line E8--EF(L) low, enabling one of the three enabling inputs to each I/O decoder. The other two inputs are discussed later in this section.

Table 4-6 shows the states of the enabling control lines, the I/O port addresses, and the output control lines for the functional decoder. Note in Fig. 4-8, that there are two other output lines from the functional decoder, DB DRV(L) and CPU DRIVE(L). These control lines are used to set the direction of data flow through the directional and bidirectional data bus buffers. This permits the system processor to be selective during read/write operations, and to read to or write from the unique data buses and/or the system data bus.

## I/O Decoders 5

The two I/O decoders are shown in Fig. 4-8. Decoder U4030 is activated during a read operation and decoder U3030 is activated during a write operation. As previously discussed, I/O port addresses E8--EF set the functional decoder output control line, E8--EF(L), low. This control line, E8--EF(L), is one of three enabling inputs to each of the I/O decoders.

Read I/O decoder U4030 is enabled during a read operation when all of the following conditions are met:

- 1. Control line E8--EF(L) from functional decoder U5050 is low, indicating that an I/O port address between E8--EF is on the address bus;
- 2. Control line OPREQ(H) is high, indicating that a bus operation is in progress; and
- 3. Control line R(L)/W(H) is low, indicating a read operation.

Table 4-6
System Controller Functional Decoder
Enabling Control Lines and Output Control Lines

Func	tional Control		· Enabli		Output Control Lines		
		. mines			bines		
Read/ Write Oper		I- INTACK (L)	M(L)/	R(L)/ W(H)	I/O Port Addr	Line Name	Function
Read  Write	1	1	1	0 1	909F	DMA(L)	Chip select for 8257 DMA Controller
Read  Write	1	1	1	O 	CACB	P1(L)	ACIA chip select for Remote Communications Port
Read  Write	1	1	1	0	CCCD		ACIA chip select for Auxiliary Port
Read  Write	1	1	1	0	CECF	P3(L)	ACIA chip select for System Terminal Port
Read  Write	1	1	1	0	  E8EF	  E8EF(L) 	Enabling control line for I/O Decoders

Write I/O decoder U3030 is enabled during a write operation when all of the following conditions are met:

- the first two conditions for a read operation (listed previously) are met;
- 2. Control line R(L)/W(H) is high, indicating a write operation; and
- 3. WRP(H) is high, indicating that the data on the bus is valid for a write command.

When either the read or write I/O decoder is enabled, an output control line is asserted which activates an I/O port interface. The I/O port address on the address bus determines which control line is asserted. The lower three address bits (AO, A1, and A2) and the R(L)/W(H) control line determine which I/O decoder output control line is asserted. Table 4-7 contains the following information about the I/O decoders:

• enabling control lines.

- I/O port addresses.
- ullet output control lines for the I/O decoders.
- function of output control lines.

Table 4-7
System Controller I/O Decoders
Enabling Control Lines and Output Lines

		I/O	Decode Contro	ers Ens		Output from	Control Lines			
I/O	R/W	     E8		р(т.)/	WRD	:		Bits	Line	
		EF(L)		W(H)		A2	A 1		Name	Function
E8	R	0	1	0	X	0	0	0	HIDR(L)	HSI character read.
	W		' 	1	1		,		HIDW(L)	HSI character load.
E9	R	0	1	0	X	0	0	1	HISR(L)	HSI status.
E9	W	   !		1	1	0			HICW(L)	HSI control.
EA	R	0	1	0	X		1	0	FD STATUS RD(L)	Manufacturing Test status.
EA	W	U   	1	1	1		0 1 0	U	EA(L)	Manufacturing Test control.
	R			0	X				FD DATA RD(L)	Manufacturing Test data read.
EB	W	0	1   	1	1	0	1	1	DISC WR(L)	Manufacturing Test data write.
	R		i	0	X	   			RESET CPU(L)	2650A-1 reset.
EC	W	0   	¦ 1 !	1	1	j 1 !	0	0	TIMER(L)	Interval timer enable.
ED	R	0	1	0	X			1	SWR(L)	Read DIP switch.
ED	W	O         	 	1	1		1 0 1		DIAG TEST(L)	Diagnostic tests.
EE	W	0	1	1	1	1	1	0	BANK(L)	Bank switch load.
EF	R	0	1	0	X	1	1	1	SYNC(L)	Sync test point.

System Controller---8540 IU Service

#### EXTERNAL I/O PORTS

#### RS-232-C Interface Ports

Three peripheral interface ports provide compatible EIA standard RS-232-C interfaces:

- Remote Communications port
- Auxiliary port
- System Terminal port

These ports use Asynchronous Communications Interface Adapter (ACIA) devices (Motorola type 6850) that connect to standard 25-pin connectors. The interfacing connectors are located on the 8540 rear panel. A baud rate selector switch is located adjacent to each connector. The following baud rates are available for each port:

110	1200
150	2400
300	4800
600	9600

The ACIA devices perform a serial-to-parallel conversion from the peripherals to the 8540, and a parallel-to-serial conversion from the 8540 to the peripherals. The status, control, and data transfer (read/write) functions of the ACIAs are software-controlled by I/O port addresses and by the associated data bytes.

The four registers in the ACIA are selected with I/O port addresses and the read/write control line. Table 4-8 shows the states of these lines and the selection of the various registers.

Now refer back to Table 4-6. Note that the I/O port addresses CA--CF cause the functional decoder output control lines P1(L), P2(L), and P3(L) to go low. These lines are shown in Table 4-8 as the ACIA chip select (CS) input for each ACIA.

The interfaces between the ACIA devices and the System Controller board are identical for each ACIA. The interfaces between the ACIA device and the Communications Interface board depend on the type of peripheral equipment connected to the port. Figure 4-9 is a simplified schematic showing the interfaces between the remote communications ACIA device U2600 and the System Controller board. The ACIA is enabled and the various registers are selected as follows:

1. The ACIA is selected when the chip select input lines CSO and CS1 are high, and CS2 is low. CSO and CS1 are tied high; therefore, the ACIA is selected when CS2 goes low.

- 2. When the ACIA is selected, it is enabled (E) on the first 2560 CLK(L) pulse after OPREQ(H) goes high.
- 3. The read/write [R(H)/W(L)] line selects the write-only registers or the read-only registers. Refer to Table 4-8.
- 4. The register select (RS) line selects the transmit/receive data registers when high, and the control/status registers when low. Refer to Table 4-8. This line connects to address bit AO, and is either high or low depending on whether the I/O port address on the address bus is even or odd.




Fig. 4-9. ACIA interface to System Controller board.

As previously stated, when a register is selected, the associated data byte is either loaded into the register during a write operation or read from the register during a read operation.

Table 4-8 ACIA Register Selection

	! !	Input Co	ontrol	Lines	
of	Port	ACIA Chip Select (CS2)		Select	Function
Ta7	Even	0	0	0	Selects the ACIA control register (CR) and loads the control byte into register to control the ACIA receiver, transmitter, interrupt enables, and peripheral equipment.
W	Odd	0	0	1	Selects the ACIA transmit data register (TDR) and loads the data byte into the register for transmission to the peripheral equipment.
<b></b>	Even	0	1	0	Selects the ACIA status register (SR), which contains the status of the TDR, receive data register (RDR), error logic and peripheral equipment.
R	Odd	0	1	1	Selects the ACIA RDR and reads the data byte received from the peripheral equipment.

### Remote Communications Port 2



The Remote Communications port ACIA (U2600) provides an RS-232-C compatible interface, configured to be used with a modem for telephone data communications. The port has a switch-selectable DTE/DCE (Data Terminal Equipment/Data Communications Equipment) capability. A switch on the 8540 back panel selects one of four possible modes:

- No control
- DTE with DSR (data send ready) control
- DTE with CTS (clear to send) control
- DCE with control

On the 8540 back panel, a male (J101) and a female (J102) connector are associated with this port. Only one connector can be used at a time. A baud rate selector switch (S1060), adjacent to the connectors on the 8540 back panel selects one of eight baud rates.

The Remote Communications port ACIA is accessed by I/O port addresses CA or CB. Refer back to Tables 4-6 and 4-8. Whenever I/O port address CA or CB is on the address bus, control line P1(L) is low. P1(L) is the chip select line for the Remote Communications ACIA. P1(L), in association with R(H)/W(L) and address bit AO, establishes the status/control and receive/transmit functions of the ACIA. Table 4-9 shows the relationships of these control lines.

		ACIA Inpi	t Contro	ol Lines	i
Type of Operation	I/O Port Address	R(H)/W(L)	Select	Register Select AO	Input/Output Data Bus Functions
Road	CA	1	0	0	Receives status information from the modem.
Read	СВ	1	0	1	Receives data from the modem.
Wasi ka	CA	0	0	0	Transmits control signals to the modem.
Write	СВ	0	0	1	Transmits data to the modem.

Table 4-9
Remote Communications Port ACIA

# Auxiliary Port (2)

The Auxiliary port ACIA (U2500) provides a DCE (Data Communications Equipment) RS-232-C compatible interface, configured to be used with a line printer or similar equipment. A female connector (J103) on the 8540 back panel interfaces with the peripheral equipment. A baud rate selector switch (S1080), adjacent to the connector, selects one of eight baud rates.

In addition, this port has provisions to input an external clock through pin 17 of connector J103. The external clock must be TTL-compatible. An internal jumper, J3, on the Communications Interface board can be positioned so that the external clock is substituted for the standard 110 baud rate on the baud rate selector switch (S1080). (See Section 3 of this manual for a complete list of internal jumpers.)

The auxiliary ACIA is accessed by I/O port addresses CC or CD. Refer back to Tables 4-6 and 4-8. Whenever I/O port address CC or CD is on the address bus, control line P2(L) is low. P2(L) is the chip select line for the auxiliary ACIA. P2(L), in association with R(H)/W(L) and address bit AO, establishes the status/control and receive/transmit functions of the ACIA. Table 4-10 shows the relationships of these control lines.

Table 4-10 Auxiliary Port ACIA

	   	ACIA Inpu	it Contro	ol Lines	
Type of Operation	I/O Port Address	R(H)/W(L)	Select	Register Select AO	Input/Output Data Bus Functions
Read	CC	1	0	0	Receives status information from the I/O port.
Kead	CD .	1	0	1	Receives data from the Auxiliary I/O port.
Write	CC	0	0	0	Transmits control signals to the I/O port.
MITCE	CD	0	0	1	Transmits data to the Auxiliary I/O port.

## System Terminal Port 2

The System Terminal port ACIA U2700 provides a DCE (Data Communications Equipment) RS-232-C compatible interface. This interface is configured to be used with a CRT terminal that provides receive/display and transmit functions with full ASCII (96 characters) capabilities. A female connector (J104) on the 8540 back panel interfaces with the peripheral equipment. The baud rate selector switch (S1090), adjacent to the connector, selects one of eight baud rates.

The system terminal ACIA is accessed by I/O port addresses CE or CF. Refer back to Tables 4-6 and 4-8. Whenever I/O port address CE or CF is on the address bus, control line P3(L) is low. P3(L), in association with R(H)/W(L) and address bit AO, establishes the status/control and receive/transmit functions of the ACIA. Table 4-11 shows the relationships of these control lines.

Τε	able 4-11	
System	Terminal	ACIA

		ACIA Inpu	t Contro	ol Lines	
Type of Operation	I/O Port Address	R(H)/W(L)	Select	Register Select AO	Input/Output Data Bus Functions
Read	CE	1	0	0	Receives status information from the I/O port.
кеаd	CF	1	0	1	Receives data from the system terminal.
Write	CE	0	0	0	Transmits control signals to the I/O port.
write	CF	0	0	1	Transmits data to the system terminal.

#### RS-422 Interface Port

The High-speed Serial Interface (HSI) provides a 153.6K baud serial interface between the 8540 and an 8560 unit. A type-IM6402 Universal Asynchronous Receiver Transmitter (UART); (U1200) is used for this interface. The transmitter in the UART converts parallel data into a serial format, and automatically adds start, parity, and stop bits. The serial data is then transmitted over the HSI. The receiver in the UART receives the serial data over the HSI, and converts the serial start, data, parity, and stop bits to parallel data. The receiver also verifies the proper code transmission, parity, and stop bits.

# HSI I/O Port 6

The UART is activated by I/O port addresses E8 and E9. Refer back to Table 4-7. Note that addresses E8 and E9 generate four control lines. Two control lines are used for each address: one for read operations and one for write operations. I/O port address E8 permits the system processor to read or write data from/to the UART. I/O port address E9 provides control of the HSI and DMA ports during a write operation, and the status of the ports during a read operation. Table 4-12 shows the status, control, and data bits placed on the data bus during read/write operations when I/O ports E8 and E9 are accessed.

Table 4-12 HSI I/O Ports

Type of Operation	•	I/O Decoder Output Line	Function		
E8		HIDR(L)	Enables receive portion of HSI UART, forcing the 8-bit paralled data byte onto the data bus.		
kead	E9	HISR(L)	Enables tristate buffer U1090, forcing the HSI UART status byte onto the data bus.		
Write	E8	HIDW(L)	Loads 8-bit parallel data byte into HSI UART prior to serial transmittal.		
	E9	HICW(L)	Clocks 8-bit parallel control latch U2300 which controls HSI operations.		

### Manufacturing Test Port 4

The manufacturing test port provides two 8-bit parallel communication channels between the 8540 and a manufacturing test unit (used during manufacturing process only). One of the 8-bit parallel channels sends data to the manufacturing test unit [data out, DODO(H)--DOD7(H)]. The other 8-bit parallel channel receives data from the manufacturing test unit [data in, DIDO(H)--DID7(H)]. This interface port is enabled by I/O port addresses EA or EB. Refer back to Table 4-7. Address EA provides control to the manufacturing test unit during a write operation, and the status of the manufacturing test unit during a read operation. Address EB clocks an 8-bit parallel latch U1030, which forces the data from the data bus onto the parallel data-out channels [DODO(H)--DOD7(H)] during a write operation. Address EB also enables the input data buffers (U1060) during a read operation, gating the parallel data-in channels [DIDO(H)--DID7(H)] onto the data bus.

Table 4-13 lists the read and write operations for I/O port addresses EA and EB.

Table 4-13						
Manufacturing	Test	I/O	Ports			

Type of Operation	I/O Port Address	I/O Decoder Output Line	Function
Read	EA	FD STATUS RD(L)	Enables tristate buffer U3020D.
кена	EB	FD DATA RD(L)	Enables the parallel input tristate buffers U1060.
Write	EA	EA(L)	Clocks the 8-bit control latch U1040.
Write	EB	DISC WR(L)	Clocks the 8-bit parallel output latch U1030.

#### INTERNAL I/O PORTS

## Interval Timer/CPU Reset Port 4 3

This I/O port interface is used to enable/disable the interval timer and to reset the system processor. The I/O port is accessed at port address EC. Refer back to Table 4-7. When the I/O port address EC is on the address bus during a read operation, the control line RESET CPU(L) goes low. When low, this line resets J-K flip-flop U4400A, which resets the system processor on the next system clock pulse. The associated data byte on the data bus is not used for this I/O port interface.

When I/O port address EC is on the address bus during a write operation, the control line TIMER(L) goes low. When low, this line clocks timer flip-flop U3400A. Data bit DO from the data bus is fed to the J-K inputs of this timer flip-flop. The output of the timer flip-flop enables or disables clock interrupt flip-flop U5400B. When enabled, the clock interrupt flip-flop generates an interrupt to the system processor every 100 ms. Table 4-14 shows the relationships of the control lines and the data bit DO for both the interval timer and the CPU reset I/O ports.

Table 4-14
Interval Timer and CPU Reset I/O Ports

I/O Port Address	Type of Operation	Output Line	Data Bit DO	Function
EC	Read	RESET CPU(L)	Not Used	The control line RESET CPU(L) resets the 2650A-1 microprocessor.
EC	Write	TIMER	1	Enables Timer interrupt
	       MITCE	(L)	0	Disables Timer interrupt

### Switch Read/LED Write Port 3

This I/O port interface is used to call up diagnostic routines (self tests). The port consists of a six-position DIP switch S1100 that can be read from the data bus lines D2(H)-D7(H) by I/O port address ED. Various diagnostic self-tests can be conducted, depending on the settings of the DIP switch. The LEDs are turned on or off during the execution of the diagnostic tests. Five LEDs are located on the System Controller board, and one LED (labeled SELF TEST) is located on the 8540 front panel. The LEDs are turned off or on by writing to I/O port address ED. The system processor can determine if the SELF TEST LED on the front panel is turned off or on, by reading bit D6 of I/O port address E9.

Table 4-15 shows the I/O decoder output lines, the affected data bus lines, and their functions during a read or write operation to I/O port address ED.

Table 4-15
Switch Read/LED Write I/O Port

Port Addr	Oper	Cont. Lines	' ·	Function of Control Line
ED	R	SWR	lines D2D7 are dependent on the set-	When control line SWR(L) goes low, buffer U1100 is enabled. This forces the states of the 6-position DIP switch onto the data bus. The switch settings determine which diagnostic test is conducted.
<u> </u>	W	í	are connected to the inputs of a latch. These data lines con-	Latch U7010 is clocked when control line DIAG TEST(L) goes low. The latch outputs turn LEDs OFF or ON, depending on the states of the latch input lines (data bus lines DOD5).

### Bank Switching Port

The system processor can address up to  $32\mathrm{K}$  of address space. It has 15 address lines (AO--A14), with a maximum addressing capability of 7FFF. However, bank switching circuitry allows the system processor to address up to 64K of address space in both system and program memories. Bank switching permits 16K blocks of system or program memory addresses (on even 16K boundaries) to be switched into the system processor's upper 16K address space (16K--32K).

Refer back to Table 4-7. Note that during a write to I/O port address EE, control line BANK(L) is low. Figure 4-10 is a simplified schematic of the bank switching circuitry. Refer to Fig. 4-10 as you read the following description of bank switching.




Fig. 4-10. Bank switching simplified schematic..

On power-up or restart, the system processor addresses its lower 16K address space (0000-3FFF). The state of address line A14 is low. A14 is connected to the select input of multiplexer U3040. When this input is low, the A inputs to the multiplexer are selected. This forces BA15(H) and BA14(H) low, limiting the maximum addressing to 3FFF. The 3Y output also forces CMEM(H) low, which selects the system memory. Therefore, on initial power-up or restart, the system processor is accessing the lower 16K block (0000-3FFF) of system memory. To access any portion of program memory or above 16K in system memory, the system processor must address its upper address space (16K-32K).

When the system processor is addressing its upper address space (4000--7FFF), the state of address line A14 is always high. When this line goes high, the B inputs to the multiplexer are selected. The B inputs are controlled by the data byte written to I/O port address EE. Data bit D2(H) selects either program or system memory. Data bits D1(H) and DO(H) select the 16K block of memory addresses accessed by the system processor in either system or program memory. Therefore, when the system processor is accessing any portion of program memory or above 16K in system memory, the bank switching circuitry is

4-32

enabled. Table 4-16 shows the state of the control bits for accessing both system and program memories.

Note in Fig. 4-10 that data bit D3(H) controls the state of MAPEN(H), when the bank switching latch is clocked. When D3(H) is high, the memory map and write protect circuitry can be enabled. MAPEN(H) is one of the inputs to NAND gate U4060, the memory map and write protect detector.

Table 4-16
Bank Switching Write to I/O Port EE

		Con	trol B	its		   		
16K Memory Block and	Access System/ Program	From 2650A-1	Data Bus Lines			Address Bus Lines		State of CMEM(H)
Address	Memory	A14	D2	D1	DO	BA15	BA14	Control Line
016K 00003FFF	System	0	X	X	Х	0	0	0
16K32K 40007FFF	System	1	1	0	1	0	1	0
32K48K 8000BFFF	System	1	1	1	0	1	0	0
48K64K COOOFFFF	System	1	1	1	1	1	1	0
016K 00003FFF	Program	1	0	0	0	0	0	1
16K32K 40007FFF	Program	1	0	0	1	0	1	1
32K48K 8000BFFF	Program	1	0	1	0	1	0	1
48K64K C000FFFF	Program	1	0	1	1	1	1	1

### Sync Test Port 5

The sync test port provides a sync pulse for test purposes during a read operation. When I/O port address EF is read, the control line SYNC(L) is low. This control line terminates in a test point, TP-2. Table 4-17 shows the I/O port address and control line. The associated data byte for this I/O address is not used.

Table 4-17 Sync Test Port

I/O Port Address	Type of Operation	Output Control Line	Function of Control Line
EF	Read	SYNC(L)	Provides a sync pulse to TP-2 for test purposes.

## Direct Memory Access (DMA) 6

The direct memory access (DMA) interface utilizes a type 8257 DMA controller (U2080) which is specifically designed to transfer data at high speeds and in blocks of up to 16K bytes. The DMA controller is a four-channel device; however, in the 8540 only three channels are utilized. Channels O and 1 are used for direct transfer of data from memory-to-memory within the 8540. Channel 2 is used to transfer data over the HSI (high-speed serial interface) port.

Once the DMA device is initialized by software, it can transfer up to 16K bytes in a block of data (memory-to-memory or memory-to-HSI directly), without further intervention from the system processor. If a request for transferring data (DMA request line set high) is received from the HSI port or a request for a memory-to-memory transfer is made, the DMA controller performs the following sequence of actions:

- 1. Assumes control of the system address and data buses.
- 2. Waits for the system processor to return a hold acknowledge.
- 3. Acknowledges receipt of the hold acknowledge, which activates the correct DMA channel for transferring data.
- 4. Outputs the eight least significant bits of the memory address onto the address bus (lines BAO--BA7).
- 5. Outputs the eight most significant bits of the memory address onto the data bus (lines BDO--BD7).

An 8-bit latch U2080 on the System Controller board then transfers these memory address bits onto the address bus (lines BA8--BA15), and generates the appropriate memory and I/O read/write control signals, causing the peripheral or memory to receive or deposit a data byte directly from or to the addressed memory location.

As long as the DMA request line is held high, the DMA controller retains control of the system address and data buses, and continues the transfer sequence. When the specified number of data bytes have been transferred, the

DMA device activates its TC (terminal count) output, which informs the system processor through an interrupt that the transfer operation is complete.

#### DMA I/O Port

The DMA controller has ten internal registers. Each of the four channels has a 16-bit DMA address register and a 16-bit terminal count register. All eight registers may be read and/or programmed. In addition, there are two general registers: one 8-bit mode set register (program only) and one 8-bit status register (read only). The registers are programmed or read when the system processor executes a write or read instruction that addresses a designated register within the DMA device. Note in Table 4-6 that I/O port addresses 90-9F are reserved for the DMA controller. If any of these addresses appears on the address bus, control line DMA(L) goes low and enables the DMA controller, DMA(L) is connected to the CS(L), chip select, input of the DMA device. In addition to enabling the DMA controller, I/O port addresses 90-98 (in conjunction with other control signals) are used to select one of the ten internal registers within the DMA device. Table 4-18 and 4-19 show the state of the control signals and address lines and the functions performed.

Note in Table 4-18 that control lines IWR(L) and IRD(L) (input write and input read), in conjunction with DMA(L) (DMA chip select) determine whether the addressed register is programmed or read. The I/O port address bit A3 specifies whether a channel register or mode set/status register is to be accessed. When A3 is set to "O", the channel registers are accessed. When A3 is set to "1", the mode set/status registers are accessed.

Table 4-19 is an expansion of Table 4-18 showing the I/O port address assignments for each of the ten registers. The rightmost hexadecimal digit in the I/O port address (0-8 represented by address lines AO--A3) designates the specific register being addressed. Note that I/O port address bit A3 is shown in both tables. The least significant I/O port address bits (AO--A2) designate the specific register to be accessed. When one of the channel registers is accessed, bit AO selects either the DMA address register (AO=O) or the terminal count register (AO=1). Bits A1 and A2 specify which one of the four channels is accessed. When A3=1 and the mode set or status registers are accessed, AO--A2 are all zero.

Table 4-18
DMA Input Control Lines

		necting			I/O Port		
Register	Input Control Lines   P		Program Data To or Read	Address Bit			
Selected	DM(L)	IWR(L)	IRD(L)	Data From	A3(H)	Function	
========	=====	=====	=====		=======		
	0	0	1	LSB of DMA Address	0	Program LSB of DMA Address Register	
Channel (n) DMA Address		1	0	Register		Read LSB of DMA Address Register	
Register	0	0	1	MSB of DMA Address	0	Program MSB of DMA Address Register	
		1	0	Register		Read MSB of DMA Address Register	
	0	0	1	LSB of	0	Program LSB of TC Register	
Channel (n) Terminal		1	0	Register		Read LSB of TC Register	
Count (TC) Register	0	0	1	MSB of	0	Program MSB of TC Register	
		1	0	Register		Read MSB of TC Register	
Mode Set Register	0	0	1	Mode Set Register	1	Program Mode Set Register	
Status Register	0	1	0	Status Register	1	Read Status Register	

Table 4-19
DMA I/O Port Address - Register Selection

I/O Port	Register				Por Inp			System Data Bus
Addr	Selected	Byte	A3	A2	A1	AO	F/L	D7 D6 D5 D4 D3 D2 D1 D0
90	Channel O DMA Address	LSB MSB	0	0	0	0	0	A7 A6 A5 A4 A3 A2 A1 A0 A15 A14 A13 A12 A11 A10 A9 A8
91	Channel O TC	LSB MSB	0	0	0	1	0	C7 C6 C5 C4 C3 C2 C1 CO Rd Wr C13 C12 C11 C10 C9 C8
92	Channel 1 DMA Address	LSB MSB	0	0	1 1	0	0	<same 0="" as="" channel=""></same>
93	Channel 1	LSB MSB	0	0	1 1	1 1	0	<same as="" channel="" o=""></same>
94	Channel 2 DMA Address	LSB MSB	0	1 1	0	0 0	0	<same as="" channel="" o=""></same>
95	Channel 2	LSB MSB	0	1	0	1 1	0	<same as="" channel="" o=""></same>
96	Channel 3	LSB MSB	0	1 1	1	0	0	<pre><same as="" channel="" o=""> <same as="" channel="" o=""></same></same></pre>
97	Channel 3	LSB MSB	0	1	1 1	1 1	0	<pre><same as="" channel="" o=""> <same as="" channel="" o=""></same></same></pre>
98	Mode Set  (program   only)		1 1	0	0	0	0	AL TCS EW RP EN3 EN2 EN1 ENO
<u> </u>	Status (Read only)		1	0	0	0	0	O O O UP TC3 TC2 TC1 TCO

Since the channel registers are 16 bits wide, two program instruction cycles are required to program or read an entire register. The DMA controller has an internal first/last (F/L) flip-flop that toggles at the completion of each program or read channel operation. The state of the flip-flop determines whether the lower or upper bytes of the register are to be accessed. The F/L flip-flop is reset by the DMA reset input, or whenever the mode set register is loaded. To maintain proper synchronization, all channel command instruction operations occur in pairs. The lower byte of the register is accessed first, then the upper byte. The same I/O port address is used for both bytes.

Both the DMA address register and terminal count register must be initialized before a channel is enabled. Table 4-19 shows the DMA address register is loaded with the first memory location to be accessed. The value loaded into the 14 least significant bits (CO--C13) of the terminal count register specifies the number of DMA cycles before the terminal count (TC) output is activated. When the specified number of data bytes are transferred, the DMA controller activates its terminal count (TC) output, informing the system processor that the DMA operation is completed. A terminal count of zero causes the TC output to be active in the first DMA cycle for that channel. Therefore, the value loaded into the lower-order 14 bits should be the number of DMA cycles minus one (N-1), where N is the desired number of DMA cycles. The two most significant bits in the terminal count registers specify the type of DMA operation for that channel, as follows:

Bit 15	Bit 14	Type of DMA Operation
0 0 1 1	0 1 0 1	Verify DMA cycle Write DMA cycle Read DMA cycle (Illegal)

## COMMUNICATIONS INTERFACE BOARD

	Pa	ge
Introd	<u>duction</u> 5	-1
Baud H	Rate Generator and Switches 5	-1
Remote Auxil:	2-C Compatible Ports e Port	-3
HSI Po	<u>ort</u> 5	-4
Fig. No. 5-1		ige 5-2
) <del>-</del> 1		<b>-</b> 2
	TABLES	
Table No.		
5 <b>-</b> 1 5 <b>-</b> 2	Interface Connectors	

5-i

@

### COMMUNICATIONS INTERFACE BOARD

### INTRODUCTION

The Communications Interface board is attached to the rear panel inside the It is an extension of the System Controller board and contains the following functions:

- baud rate generator and switches
- RS-232-C compatible ports
- HSI port (RS-422 compatible)

The interface between the System Controller and the Communications Interface board is via 40-pin edge connectors on both boards and an interconnecting ribbon cable.

## BAUD RATE GENERATOR AND SWITCHES (7)



Figure 5-1 is a functional block diagram that shows how baud rate generator U3081 divides a 1.2288 MHz frequency into eight baud rates. The 1.2288 MHz frequency is derived in the System Controller by dividing the 2.4576 MHz crystal oscillator by two.

The eight baud rates are switch-selectable. Slide-type switches are located adjacent to each of the three RS-232-C compatible interface connectors, on the back side of the Communications Interface board. The switches extend through the 8540 back panel. The eight baud rates are:

110	1200
150	2400
300	4800
600	9600




Fig. 5-1. Baud rate generator functional block diagram.

### RS-232-C COMPATIBLE PORTS

There are four RS-232-C compatible port connectors for connecting peripheral equipment to the 8540. Refer to Table 5-1. These connectors are labeled:

- J101 -- REMOTE (DTE)
- J102 -- REMOTE (DCE)
- J103 -- AUXILIARY
- J104 -- TERMINAL

Table 5-1
Interface Connectors

Interface	Interface Connector	Connector Type	Function
Remote	J101	25-pin male	Interface to a Data Terminal Equipment (DTE) modem.
Communications	J102	25-pin female	Interface to Data Communications Equipment (DCE).
System Terminal	J104	25-pin female	Interface to System Terminal.
Auxiliary Terminal	J103	25-pin female	Interface to line printer.
High-Speed Serial Interface (HSI)	J100	25-pin male	High-Speed Serial Interface to a DMU or compatible peripheral.

# REMOTE PORT 7

The remote port interface is configured to use a modem for telephone data communications. This port is provided with a switch selectable DTE/DCE interface (Data Terminal Equipment/Data Communications Equipment). The switch is labeled MODE SELECT (S1030) and is operated from the 8540 back panel. The switch selects one of four interface modes, as listed in Table 5-2.

Table 5-2
MODE SELECT Switch Settings

Switch Setting	Function
CNTL(L)	No control
DTE1	DTE with CTS control
DTE2	DTE with DSR control
DCE	DCE with control

Communications Interface---8540 IU Service

Refer to Section 2 of this manual for information regarding the switch settings for various interface requirements.

The remote port has two connectors: a male connector (labeled J101 --- DTE), and a female connector (labeled J102 --- DCE).

### NOTE

Only one connector can be used at a time. The BAUD switch (S1060) adjacent to J102 selects one of eight baud rates for both connectors J101 and J102.

# AUXILIARY PORT (7)

The auxiliary port interface provides a DCE RS-232-C compatible interface. The BAUD switch (S1080) adjacent to J103 selects one of eight baud rates for this interface. In addition, an external clock baud rate connected to pin 17 of J103 may be selected by changing the position of internal jumper J3. See Section 3 of this manual for the location and proper setting of jumper J3. The external clock must be TTL-compatible.

# TERMINAL PORT (7)

The system terminal port interface is configured as a DCE RS-232-C compatible interface with control signals implemented. The BAUD switch (S1090) adjacent to J104 selects one of eight baud rates for this interface. This is the normal interface between the 8540 and the system terminal.

# HSI PORT (7)

The HSI port interface is configured as a RS-422 compatible interface. This interface is compatible with the electrical characteristics of a balanced-voltage (differential) digital interface circuit defined in the RS-422 standard. This is the normal interface between the 8540 and the 8560. The baud rate for this interface is 153.6k baud. Communications through the HSI port may be on a byte-by-byte basis under communication control lines CTS (Clear-To-Send) and DTR (Data-Terminal-Ready). Refer to Table 5-1 for information about this port.

## SYSTEM RAM BOARD

Page	е
<u>troduction</u>	1
dress and Data Buses 6-1	1
dress Bus	
M Controller and Memory Array dress Multiplexing	4 5
fresh Logic6-6	6
<u>ite Protect</u> 6-6	6
ge Switching6-	7
rity Error Logic6-8	3
agnostic Provisions6-9	9
O Port Interfaces 6-10	0

## ILLUSTRATIONS

Fig. No.		
6-1 6-2 6-3 6-4 6-5	System RAM functional block diagram.  System RAM board data buses.  Page Switching logic.  Parity Error logic.  I/O Port Decoder.	6-3 6-7 6-9
	TABLES	
Table		
		Page
6-1	Relationships of System Address Bus to RAM Controller Output Lines	6-5
6 <b>-</b> 2 6 <b>-</b> 3	Relationship of Bus Addresses to Selected Memory Bank	
-	Enabling Control Lines and Output Control Lines	6-11

6-ii

### SYSTEM RAM BOARD

### INTRODUCTION

The System RAM board operates in byte mode only and must be installed on the system side of the Emulator Controller board in the Main Interconnect board. This board can only be utilized as the system memory.

The System RAM board is a 64K dynamic RAM that contains the following major functions:

- Address and Data Buses
- RAM Controller and Memory Array
- Refresh Logic
- Write Protect
- Page Switching
- Parity Error Logic
- Diagnostic Provisions
- I/O Port Interfaces

Figure 6-1 is a functional block diagram of the System RAM board. Refer to this figure and to the board schematics in the rear of this manual as you read the following paragraphs.

### ADDRESS AND DATA BUSES

Figure 6-1 shows the one address bus and three data buses for the System RAM board. These four buses are designated as follows:

- Address Bus --- AO(H)--A15(H)
- Data Bus --- DO(H)--D7(H) (write data bus)
- Data Bus --- DOO(H)--DO7(H) (read data bus from memory array)
- Data Bus --- DBO(H)--DB7(H) (read data bus)

Fig. 6-1. System RAM functional block diagram.

6-2

### ADDRESS BUS <26>

The System Address Bus is complemented by directional buffers U5020 and U5030. This complemented bus, AO(H)--A15(H), is used for all addressing functions for the System RAM board.

# DATA BUSES 24 26

Figure 6-2 is a simplified schematic diagram of the three data buses on the System RAM board. The associated buffers and latches ensure that the correct data is sent to or received from the System Data Bus.




Fig. 6-2. System RAM board data buses.

On a write operation, Data Bus Drive Buffer U5060 is disabled. Since Data Buffer U5050 is always enabled, data from the System Address Bus passes through U5050 and appears on the data write bus as DO(H)--D7(H). This bus is used during a write to memory or a write to I/O ports D2 and D3.

During an I/O read to either port address D2 or D3, Data Bus Drive Buffer U5060 is enabled. D2 (read) also enables Parity Error Address Latch U5080, and D3 (read) enables Parity Error Address Latch U5070. This permits the system processor to read the low and high bytes of the parity error address.

When the system processor is not making an I/O read to either port address D2 or D3, Data RD(L) is low, enabling Data Latch U5100 and disabling Parity Error Address Latches U5070 and U5080. This latches the Data Out bus, DOO(H)--DO7(H), from the memory array onto the read data bus DBO(H)--DB7(H). Parity Checker U5090 checks the data from the memory array for an even During a system processor memory read, SYS DRV(L) is also low, enabling Data Bus Drive Buffer U5060. The data on the data read bus, DBO(H)--DB7(H), passes through U5060 and appears on the System Data Bus.

## RAM CONTROLLER AND MEMORY ARRAY (26)



The memory array is physically configured in four banks, with nine dynamic RAM devices (type-2118) in each bank. The storage capacity of each RAM is 16K x 1-bit. Eight RAMs in each bank are used for data storage and one RAM for parity. This provides a total memory storage capacity of 64K bytes of data with parity. Internally, each RAM device has row and column addressing that defines a specific memory cell. Each RAM device has seven address inputs. Two internal 7-bit latches are clocked alternately by row and column This requires that the input addresses be multiplexed to each device. RAM Controller U2040 (type-8202A device) provides the required multiplexing, strobes, and refresh requirements for the RAM devices.

### ADDRESS MULTIPLEXING

6-4

Of the 16 System Address Bus lines, 14 lines provide the low-order and high-order address lines to the multiplexer within the RAM Controller. The two most significant bits of the System Address Bus are input to the Timing Control logic within the RAM Controller. Table 6-1 shows the relationships of the system address bus lines to the RAM Controller output lines.

Table 6-1
Relationships of System Address Bus to
RAM Controller Output Lines

System Address Bus	U2040 Input Address	RAM Controller Output Lines
AO A1 A2 A3 A4 A5 A6	ALO AL1 AL2 AL3 AL4 AL5 AL6	Low-Order Address. These address inputs generate the row addresses for the multiplexer in the RAM Controller.
A7 A8 A9 A10 A11 A12 A13	AHO AH1 AH2 AH3 AH4 AH5 AH6	High-Order Address. These address inputs generate the column addresses for the multiplexer in the RAM Controller.
A14 A15	BO B1	Bank Address. These inputs select one of the four banks in the memory array.

### ROW AND COLUMN STROBES

Four row strobes (one for each memory bank) and one column strobe are generated in the Timing and Control logic within the RAM Controller. As shown in Table 6-1, the two most significant bits of the system address bus determine which of the four banks is selected in the memory array. Table 6-2 shows the relationship between the system bus addresses and the banks selected by the Row Address Strobes.

Table 6-2
Relationship of Bus Addresses to Selected Memory Bank

System Bus Address	Row Address Strobe	Memory Bank
=========		
00003FFF 40007FFF 8000BFFF C000FFFF	RASO(L) RAS1(L) RAS2(L) RAS3(L)	Bank 1 Bank 2 Bank 3 Bank 4

The CAS(L) (Column Address Strobe) output is common to all memory banks. This output is used to latch the column addresses into the memory bank, which was explained earlier.

### REFRESH

The RAM Controller has the capability of providing an internal refresh cycle or accepting an external refresh request. A refresh timer in the RAM Controller generates a refresh cycle if an external refresh request is not received within a specified time. The refresh timer is reset when a refresh cycle is requested internally or externally. An internal refresh counter contains the address of the row to be refreshed. This counter is incremented after each refresh cycle. The external refresh logic is discussed in the following paragraphs.

# REFRESH LOGIC 24 25

The memory array is refreshed by the following methods:

- 1. RAM controller U2040 has a refresh timing cycle that automatically provides a refresh request every 10--16 microseconds.
- 2. An external refresh command is issued to the RAM controller at three times:
  - a. 200 ns after the leading edge of OPREQ(H).
  - b. After the leading edge of each I/O clock pulse (providing the 2650A-1 or DMA is not in control of the bus). In this mode, the 8202A performs an Auto refresh between I/O clocks, due to the time between I/O clock pulses.
  - c. During maintenance if the FP HOLD(L) line is asserted, indicating a breakpoint or single-step operation.

# WRITE PROTECT (25)

During a write operation to the RAMs, the RAMINH(L) control line is gated with the WRT(H) line. Therefore, if the RAMINH(L) line is asserted for any reason, the RAMs cannot be written to.

# PAGE SWITCHING (26)

Page switching is similar to, but should not be confused with, bank switching. Page switching affects 8K blocks of System Memory (RAM) only; on the other hand, bank switching affects 16K blocks of either System or Program Memory. Page switching allows any one of eight 8K blocks of System Memory (RAM) to be switched into the second 8K address space (8K--16K) of the system processor. This permits the system processor to address the following:

- System Memory (RAM) in its address space 2000--3FFF (8K--16K) with page switching.
- Either Program or System Memory in its address space 4000--7FFF (16K--32K) with bank switching.

Figure 6-3 is a simplified schematic diagram of the page switching logic. I/O port address D3 is the page switching port. When address D3 is on the address bus, PAGE(L) goes low and clocks Paging Latch U4010. The data inputs to U4010 are presented to the "B" inputs of Paging Multiplexer U4020. Address lines A13--A15 are presented to the "A" inputs of U4020.




Fig. 6-3. Page Switching logic.

NAND gates U3010B and U3020B are enabled when all of the following conditions exist:

- CMEM(L) goes high, indicating that the system processor is addressing system memory.
- MEM(H) goes high, specifying a memory access.
- MSTR RUN(L) goes high, indicating that the system processor is active.

When NAND U3010 and U3020 gates are enabled, SEL(H) and LSEL(H) are high. A high on LSEL(H) selects the "B" inputs to Multiplexer U4020. The three most significant bits (D5--D7) from the associated data byte of I/O port address D3 appear as inputs to RAM Controller U2040. The data bits are utilized as follows:

- D6 and D7 provide the bank address and select one of the four memory banks.
- D5 sets the state of the most significant bit (AH6) of the column addresses.

For addresses other than 2000--3FFF, NAND gates U3010B and U3020B are disabled and LSEL(H) goes low. This low selects the "A" inputs to Multiplexer U4020. The three most significant address bits A13--A15 are now the inputs to the RAM Controller.

# PARITY ERROR LOGIC 24 25 26

As previously mentioned, the ninth memory device in each of the four memory array banks is used to store the parity bit. Figure 6-4 is a simplified schematic diagram of the Parity Error logic.

Parity Generator U5040 generates an even parity bit from data bus D0--D7 (data input lines to memory array). This bit is stored in the parity memory devices. If the number of high bits on the data bus is even, the parity bit is high. If the number of high bits is odd, the parity bit is low. Parity Checker U5090 adds the number of high bits from data bus DBO--DB7 (data output lines from the memory array) to the parity bit stored in the memory array. If the parity bit is high (indicating an even parity), the output of the Parity Checker is low. The high parity bit, when added to an even number of high bits, produces an odd number of high bits, and thus a low output from the Parity Checker. If no parity error exists, the output of U5090 will always be low. When a parity error is detected, the output of U5090 will be high. This high output triggers flip-flop U5140A and generates a Parity Error, which is Interrupt Vector 1.

6-8




Fig. 6-4. Parity Error logic.

If a parity error is detected, the associated 16-bit address is latched in Parity Error Address Latches U5070 and U5080. The address of the parity error is available by consecutively reading I/O ports D2 and D3.

The parity bit from Parity Checker U5090 may be complemented by writing to I/0 port D2. This provides a means for diagnostics to check the parity and associated Interrupt No. 1. Interrupt No. 1 is cleared whenever I/0 port D2 is read.

# DIAGNOSTIC PROVISIONS 24 25

The System RAM board provides several features to aid in diagnostic troubleshooting:

- The address of the last parity error is latched and can be read by the system processor at I/O ports D2 (low byte) and D3 (high byte).
- Interrupt Vector 15 is used to indicate a refresh operation to the

64K RAM array. This interrupt is enabled by writing to I/O port address D2.

- The parity line may be inverted by writing to I/O port address D2, thus providing a means for diagnostics to check the parity logic and Interrupt Vector 1 (System Memory Parity error).
- Five LEDs on the System RAM board may be turned on or off by writing to I/O port address D2. Three additional LEDs monitor the status of the lower three bits of the data byte from I/O port address D2.
- J6140 is a two-position jumper, labeled TEST. For special applications, this jumper can be positioned so that the board responds to CMEM(H) control line going high. In this position, the board functions as program memory. This permits the program memory diagnostic tests to be run on this board when the CMEM(H) line goes high.

### NOTE

Refer to Section 15 of this manual for additional information on these diagnostic features.

## I/O PORT INTERFACES (24

A combination of NAND gates and decoders are used to decode I/O port addresses D2 and D3. Figure 6-5 is a simplified schematic diagram showing the I/O port decoder and associated logic.

NAND gates U4040B and U4030 decode I/O port addresses D2 and D3 (except for the least significant bit, A0). The output from the NAND gate decoders enables Functional Decoder U3160. The states of input lines AO and R(L)/W(H) determine which of the four output lines of U3160 are used to select the various functions. Table 6-3 shows the relationship of the enabling control lines to the output control lines. Refer to Section 19 of this manual for a detailed breakdown of the associated data bytes of I/O port addresses D2 and D3.




Fig. 6-5. I/O Port Decoder

Table 6-3
System RAM Functional Decoder
Enabling Control Lines and Output Control Lines

I/0 Port	Read or Write	Functional Decoder Enabling Control Lines		Line	Function
Address	Operation	AO	R(L)/W(H)	Name	runc tion
D2	Read	0	0	D2R	Enables Parity Error Address Latch U5080.
DΖ	Write	0	1	D2W	Checks I/O Port D2 Latch U4050.
D3	Read	1	0	D3R	Enables Parity Error Address Latch U5070.
ע ע	Write	1	1	D3W	Provides control line PAGE(L) for clocking Paging Latch U4010.

## SYSTEM ROM BOARD

Page
<u>Introduction</u> 7-1
ROM Array 7-1
EEPROM Array 7-3
I/O Port Decoder 7-3
Board Enable 7-4
<u> Chip Select</u> 7-6
EEPROM Programmer         7-8           22.5 Volt Supply         7-8           State Machine         7-8
EEPROM Programming Sequence
ILLUSTRATIONS
Fig. No.
Page 7-1 System ROM board functional block diagram. 7-2 7-2 I/O port decoder logic. 7-4 7-3 Board Enable logic. 7-5 7-4 Chip Select Decoders. 7-7 7-5 State Machine logic. 7-9 7-6 State Machine timing diagram. 7-10

### SYSTEM ROM BOARD

### INTRODUCTION

The System ROM board contains two memory arrays:

- 1. 240K bytes of ROM or EPROM (Electrically Programmable Read Only Memory).
- 2. 4K bytes of EEPROM (Electrically Erasable Programmable Read Only Memory).

The System ROM board provides the following functions:

- ROM Array
- EEPROM Array
- I/O Port Decoder
- Board Enable
- Chip Select
- EEPROM Programmer

Figure 7-1 is a functional block diagram of the System ROM board. Refer to this figure, and to the board schematics in the rear of this manual, as you read the following paragraphs.

# ROM ARRAY 31 32

Up to thirty 8K x 8-bit ROM devices (type-2764) may be installed on the System ROM board. The ROM array has a total storage capacity of 24OK bytes, when all 30 ROM devices are installed. Each ROM socket is designated in the schematics (located in the rear of this manual) with a "U" number and a "CS" number. The "U" number is used in the parts listing. The "CS" number is a hexadecimal address (the data byte written to I/O port D8) sent to the chip select decoders that enables a specific ROM. Only the "CS" numbers (not the "U" numbers) are etched on the front and back of the circuit boards. This is discussed in greater detail later in this section.

@




Fig. System ROM board functional block diagram.

The ROM array is physically divided into four banks. The output data from the array is divided into four buffered buses: one buffered bus for each bank. Each bank contains the following number of devices:

- Bank No. 1 -- 6 devices
- Bank No. 2 -- 8 devices
- Bank No. 3 -- 8 devices
- Bank No. 4 -- 8 devices

The first address location of each ROM is always located at address 8000. With the type 2764 device, the highest address location is 9FFF, for a maximum addressing capability of 8K. Other ROM types may have up to 16K maximum addressing capability (8000--BFFF). Strapping provisions are provided on the circuit board directly below each ROM socket, in the event other types of ROM devices are used. Refer to Section 3 of this manual for strapping information on how to set the straps for other ROM types. (The minimum and maximum addressing of the ROMs will be covered in more detail later in this section.)

# EEPROM ARRAY 30

Up to two 2K x 8-bit EEPROM devices (type-2816) may be installed on the System ROM board. The EEPROM array has a storage capacity of 4K bytes when both devices are installed. The type 2816 device is both electrically erasable and electrically programmable. Update changes and patches to the ROMs are made in the EEPROMs. This provides a convenient method for updating the firmware for the 8540 operating system, diagnostics, and options. Changes to the EEPROMs that require erasing and programming functions can be made from the system terminal.

## I/O PORT DECODER 29

Figure 7-2 is a simplified schematic of the I/O port decode logic. A combination of gates (U5110, U5130, and U6020) are used to decode the I/O port address D8 and associated control lines. The result is a PORT READ(H) control line during a read operation and a PORT WRITE(H) control line during a write operation.

The associated data byte of I/O port address D8 provides control and status information. Refer to Section 19 of this manual for a detailed breakdown of the associated data byte.





Fig. 7-2. I/O port decoder logic.

# BOARD ENABLE 28 33

Figure 7-3 is a simplified schematic of the board enable logic. The System ROM board powers up with both the ROM and EEPROM arrays in a disabled state. When either array is being read, control line EN ROM(L) is generated, which enables the Chip Select Decoders. In addition, when the EEPROMs are written to (programmed), control line EEPROM EN(H) is generated; this control line provides EEPROM programming voltages and timing. EEPROM EN(H) is generated by setting data bit D6(H) high during a write to I/O port address D8.

EN ROM(H) is generated when NAND gate U5140B is enabled. This NAND gate is enabled when both of the following conditions exist:

- 1. Output D7 of Write Latch U4110 is high. This is caused by setting data bit D7 high during a write to I/O port address D8.
- 2. The output of Decoder U5110 is high, which is caused by all of the following conditions:
  - a. CMEM(H) going low, indicating that the system processor or DMA Controller is addressing system memory.
  - b. IO(H)/M(L) going low, indicating a memory access.
  - c. A15(H) going high and A14(H) going low, indicating an address on the system address bus between 8000--BFFF.



7-3. Board Enable logic.

Buffer Bank Decoder U4100B is enabled when both of the following conditions exist:

- 1. CSO+CS1(L) is high, indicating that chip select CS82--CS9F is selected; and
- 2. EN ROM(H) is high.

One of four outputs from U4100B is set low, depending on the states of its input lines. The input line states are controlled by setting data bits D4 and D3 high or low during a write to I/O port address D8. Each low output for U4100B enables a data output buffer associated with each ROM memory bank.

RAMINH(L) is generated on this board during a memory read to the EEPROMs or ROMs, or during a memory write to the EEPROMs. When generated, RAMINH(L) disables the System RAM array, ensuring that the system processor addresses only the System ROM arrays.

## CHIP SELECT 28

Figure 7-4 is a simplified schematic of the Chip Select Decoders and associated logic circuitry. Write Latch U4110 is clocked during a write operation to I/O port address D8. The five lower bits of the associated data byte are decoded to select one of 32 ROM devices (two EEPROMs and 30 ROMs). Data bits D3 and D4 are decoded by ROM Bank Decoder U4100A. The outputs of U4100A select one of four Chip Select Decoders. Data bits D5, D6, and D7 are decoded in each Chip Select Decoder, providing a total of 32 chip select outputs from the four Chip Select Decoders. Each Chip Select Decoder (with the exception of U2090) corresponds to the banks in the ROM array. CSO and CS1 from U2090 select the two EEPROM devices. CS2--CS7 from U2090 select the six ROM devices in Bank No. 1. Chart A in Fig. 7-4 shows the relationship between chip select numbers, the data byte written to I/O port address D8, and the chip designation etched on the circuit board. Note that the data byte written to I/O port address D8 corresponds to the last two digits of the etched circuit board designation. This designation is etched on the front and back of the circuit board for each EEPROM and ROM socket.




Fig. 7-4. Chip Select Decoders.

## EEPROM PROGRAMMER



The EEPROM programmer consists of a 22.5 Vdc switching voltage supply and a state machine for performing programming operations to the EEPROM devices.

### 22.5 VOLT SUPPLY

The 22.5 Vdc supply consists of:

- a switching regulator device, U6190 (type 78S40);
- a Darlington transistor configured as an emitter-follower, Q5191;
   and
- associated resistive/capacitive networks.

Switching regulator U6190 is powered from a +12 Vdc source. The output of the switching regulator is configured for +22.5 Vdc. The output voltage from the state machine is used to change the voltage applied to the base of emitter-follower Q5191, which changes the emitter voltage Vpp(H) that is applied to the EEPROMs. When the state machine output voltage is high, the base of Q5191 is +22.5 Vdc (+21.4 to +23.17 Vdc) and the voltage at the emitter is +21.0 Vdc (+/- 1 Volt). When the state machine output voltage is low, the base of Q5191 is +6.3 Vdc (+6.1 to +6.7 Vdc) and the voltage at the emitter is +5.0 Vdc (+/- 1 Volt). The state machine output voltage remains high for 12.8 ms, applying the +21.0 Vdc to the EEPROMs during all programming operations.

### STATE MACHINE

Figure 7-5 is a simplified schematic of the state machine. The state machine contains a timing chain that provides the timing pulses required to apply the  $\pm 21.0$  Vdc during EEPROM programming. Programming occurs during either an erase or a write operation. Refer to Fig. 7-5 and to the state machine timing diagram shown in Fig. 7-6.

The two D-type flip-flops, U5170A and U5170B, are cleared by RESET(L) going low or by the outputs from the divider network, U4190A, U4190B, and U4200B. The timing sequence is started by WRP(H) and EE WR(H) going high. At that time, U5170B's input 2D(H) is high. When U5170B is clocked, its output 2Q(H) goes high and output 2Q(L) goes low. Output 2Q(L) clears and resets the divider network, and output 2Q(H) drives U5170A's input 1D(H) high. Output 2Q(H) is also control line STATUS(H), and remains high until the flip-flop is cleared. U5170A is clocked by the falling edge of WRP(H) and its output 1Q(H) goes high. This output, when high, causes the emitter of Q5191 to go to approximately +21.0 Vdc, which is the programming or erase voltage for the EEPROMs.

The divider network is clocked by the first high-to-low transition of the I/O clock, after being enabled by U5170B's output 2Q(L) going low. This divider network is a 500-to-1 divider. After 500 I/O clock cycles (12.8 ms), the

QA(H) output of U4200B goes high. This output clears flip-flop U5170A through gates U5020A and U6150B. U5170A's output 1Q(H) goes low, and remains low until the next EE WR(H) pulse. The first divider in the divider network (U4190) starts the count again. After the fourth I/O clock pulse (102.4 microseconds later), U4190A's output QC(H) goes high. This output is ANDed with the other divider output and the programming sequence is completed as follows:

- 1. U4190's output QC(H) goes high.
- 2. U5170B is cleared.
- 3. U5170B's outputs 2Q(H) goes low and 2Q(L) goes high.
- 4. When U5170B's output 2Q(L) goes high, the divider network is reset, causing U4200B's output QA(H) and U4190A's output QC(H) to go low. This forces the clear inputs of flip-flops (U5170A and U5170B) high, setting these flip-flops for the next clock pulse from WRP(H).




Fig. 7-5. State Machine logic.




Fig. 7-6. State Machine timing diagram.

### EEPROM PROGRAMMING SEQUENCE

The following procedure describes how the EEPROMs (type-2816 devices) are programmed or reprogrammed:

- The desired location in the EEPROM must first be erased by filling the location with "1's".
- The new data byte is then written to the desired location.
- The location may be read to ensure that the data byte was actually entered.

The following example shows how data byte 55 is entered at location 8000.

### 2816 PROGRAMMING SEQUENCE EXAMPLE

	LODI,R1 WRTE,R1	06H ОЕЕН	;Load 06 into R1.;Write R1 to Bank Switch Port EE.;8000BFFF of System Memory is;now selected.
	LODI,R1 WRTE,R1	OC OH OD 8H	;Load CO into R1. ;Write R1 to System ROM control port D8. ;Chip select CSO and ROM socket CS8O are ;selected on the System ROM board. ;(EEPROMs are located in ROM sockets CS8O ;or CS81 and are selected by CSO or CS1.)
	LODI,R2 STRA,R2	OFFH 4000H	;Load FF into R2.;Write R2 to location 8000.
LOOP1	REDE,R1 TMI,R1 BCTR,EQ	OD8H 2OH LOOP1	;Read System ROM board status port D8. ;Test bit D5 of status port D8. ;Continue looping until bit D5 of ;status port D8 is zero. ;Data byte at location 8000 is FF, ;which erases previous data byte.
	LODI,R2 STRA,R2	55H 4000H	;Load desired data byte 55 into R2. ;Write R2 to location 8000.
LOOP2	REDE,R1 TMI,R1 BCTR,EQ	OD8H 2OH LOOP2	;Read System ROM board status port D8. ;Test bit D5 of status port D8. ;Continue looping until bit D5 of ;status port D8 is zero. ;The data byte at location 8000 is ;now programmed for 55.

### NOTE

During EEPROM programming, an attempted write operation to addresses 8000-BFFF will assert RAMINH(L) on the system bus, thus preventing the write operation. If a write operation is required in this address range during the programming of the EEPROM, set bit 7 of I/O port address D8 low. See Section 19 of this manual for information on the contents of the data byte.

## EMULATOR CONTROLLER BOARD

Pa	age
ntroduction	8-1
ddress and Data Buses 8	8 <b>-</b> 2
ystem Processor/Emulator Processor Control	8-4
ervice (SVC) Request Detection	8-4
reakpoint Logic	8 <b>-</b> 5
nterrupt Logic	8 <b>-</b> 5
C Last/Next Storage Registers 8	8 <b>-</b> 6
orced Jump Logic 8	8 <b>-</b> 6
xtended Bank Switching 8	8-7
/O Port Interfaces       8         unctional Decoder (Read/Write)       8         /O Decoder (Read)       8         xtended Address Decoder (Read/Write)       8	-10 -12 -13

## ILLUSTRATIONS

Fig. No.	Da no
8 <b>-1</b> 8 <b>-</b> 2	Page Cmulator Controller board functional block diagram 8-3 Cmulator Controller Decoders simplified block diagram 8-8
	TABLES
Table No.	
8-1 8-2 8-3 8-4 8-5 8-6 8-7	Page Corced Jump Address Registers

8-ii

### EMULATOR CONTROLLER BOARD

### INTRODUCTION

The Emulator Controller ensures that only one processor (either the system processor or emulator processor) has control of the buses at any time. Since the system and program sections share the same 16-bit address and data buses (plus some of the control lines), bus contention could become a problem without the Emulator Controller. The location of the Emulator Controller board in J5 of the Main Interconnect board separates the system section from the program section, for certain portions of the system bus structure. In addition, the Emulator Controller board supports the following software features:

- Provides two program breakpoints that may be set for any address.
- Permits the emulator processor to be force-jumped to any address.
- Keeps track of the addresses of the last program instruction executed and the next program instruction to be executed when an emulator/slave interrupt breakpoint occurs.

These software features are available for any address within the total 16M program memory address space.


This section discusses the operation of the Emulator Controller, and is divided into the following functional categories:

- Address and data buses
- System processor/emulator processor control
- Service (SVC) request detection
- Breakpoint logic
- Interrupt logic
- Program Counter (PC) Last/Next storage registers
- Forced jump logic
- Extended bank switching
- I/O port interfaces

### ADDRESS AND DATA BUSES

Figure 8-1 is a simplified functional block diagram of the Emulator Controller board. This figure defines the four address buses and two data buses within the Emulator Controller board. These buses are listed as follows:

#### • Address Buses



#### • Data Buses

Address Buses #1 and #2 interface with system address bus lines AO--A15, and are common to the system and program sections of the Main Interconnect board. The two Extended Address Buses interface with extended address bus lines A16--A23, and are only available to circuit boards in the program section of the Main Interconnect board.

Note that the buffers for all six buses are directional. The two "write" address buses are used to transfer addresses from the Emulator Controller to the system and extended address buses. The two "read" address buses are used to bring addresses from the system and extended address buses to the various comparators and registers in the Emulator Controller. Data Bus #1 is used during a write operation to transfer data from the system data bus into the appropriate registers. Data Bus #2 is used during a read operation to transfer data from registers in the Emulator Controller to the system data bus.




Fig. 8-1 Emulator Controller board functional block diagram..

### SYSTEM PROCESSOR/EMULATOR PROCESSOR CONTROL



This function ensures that only one of the processors is allowed to access the address and data buses at a time. Since the processors both share the same buses, only one is allowed to run at a time. This type of system is referred to as a master/slave arrangement. The system processor has the higher priority, and is referred to as the master. The emulator processor is the slave. Switching and control of the master/slave processors is accomplished as follows:

- 1. A separate control line, labeled MSTR PAUSE(L) or SLV PAUSE(L), is monitored by each processor. When either of these lines is asserted, the associated processor is halted.
- 2. By preventing MSTR/SLV flip-flop U3180A from changing state until the active processor on the buses has halted, the Emulator Controller ensures that the master and slave processors will never be on the buses at the same time.
- 3. Flip-flops and gates are arranged to ensure that one of the PAUSE lines is always asserted, except during DMA operations. During DMA operations, both the MSTR PAUSE(L) and SLV PAUSE(L) lines are asserted simultaneously. This pauses both processors and permits the DMA controller to assume control of the buses.

### SERVICE (SVC) REQUEST DETECTION (15)



SVCs allow a user's program to access data from an input device, or to transfer data to an output device. When an SVC is executed in a user's program, an SVC request is sent to the Emulator Controller. The SVC request logic recognizes a software "service request" from the active emulator processor and notifies the system processor of the interrupt.

SVC mapping register U5040 allows SVCs to be mapped anywhere between 00--FF on even 16-byte boundaries. The SVC range defaults to FO--F7 on power-up or restart conditions.

An internal jumper (J5177) permits SVCs to occur during emulation modes 0 and 1. Refer to Section 3 of this manual for the location and proper setting of this jumper.

SVC mapping is accomplished by writing to I/O port address F3. SVCs are enabled or disabled by writing to bit 4 of the debug command port (I/O port address F9).

## BREAKPOINT LOGIC (14)

The breakpoint logic permits two independent breakpoints to be set into breakpoint registers for any address between 000000--FFFFFF (AO--A23). The breakpoint logic compares the address values from the system (AO--A15) and extended (A16--A23) address buses with the values stored in the breakpoint registers. A breakpoint interrupt will occur when all of the following conditions are met:

- o a match occurs between breakpoint registers and the address buses;
- o the R/W line matches the break-on-read or break-on-write conditions set into debug control register U3060 (I/O port address F8);
- o no debug interrupt is pending;
- o no forced jump address is in progress;
- o SLV OPREQ(L) is asserted, indicating that the emulator processor is active; and
- o M(L)/IO(H) control line is low, permitting access to program memory.

# INTERRUPT LOGIC (15

The Emulator Controller initiates service requests for all interrupts from the program section of the 8540. Priorities are assigned to these interrupts, and the DBG INT(L) (debug interrupt) control line forwards the interrupt to the system processor. The interrupts are assigned the following priorities (in descending order):

- 1. Service request interrupt--SVC INT
- 2. Breakpoint 1--BP1
- 3. Breakpoint 2--BP2
- 4. Single-cycle interrupt--S/CY INT
- 5. Slave halted interrupt--SLV HLT INT
- 6. Diagnostic interrupt--DIAG INT
- 7. Interrupt 29--INT 29 (TTA/RTPA)
- 8. Interrupt 30--INT 30 (RTPA)
- 9. Interrupt 31--INT 31 (RTPA)

Four of the interrupts provide an <u>immediate</u> interrupt. That is, DBG INT(L) is generated immediately upon receipt of any of the following interrupts:

Emulator Controller---8540 IU Service

- SVC INT
- SLV HLT INT
- DIAG INT
- INT 30

The remaining interrupts provide a pending interrupt. That is, DBG INT(L) is not issued until the following FETCH cycle is received. This allows the address of the next instruction to be latched into the PC Next registers prior to interrupting the active processor.

### PC LAST/NEXT STORAGE REGISTERS (17)



The PC Last/Next circuitry keeps track of the address of the last instruction executed and the next instruction to be executed whenever a slave interrupt occurs.

When the emulator processor is executing instructions normally (that is, no interrupts have occurred), the address of the current executing instruction is latched into three 8-bit PC Last latches (AO--A23). These 8-bit latches are continually updated as each program instruction is executed.

When a hardware or SVC interrupt is detected during program execution, the PC Last latches are no longer clocked, and the address of the last instruction executed remains in the PC Last latches. When the emulator processor starts to execute the next program instruction, the SLV FETCH pulse causes this instruction address to be latched into the 8-bit PC Next latches (AO--A23).

Therefore, the PC Last latches contain the address of where the program was interrupted, and the PC Next latches contain the address of the next program instruction to be executed.

## FORCED JUMP LOGIC (18) (19)





The forced jump logic forces the emulator processor to transfer program execution to a particular address. The jump address is loaded into the jump address registers with the three I/O port addresses listed in Table 8-1.

Table 8-1 Forced Jump Address Registers

I/O Port Address	Associated Data Byte
FA (Write)	Lower eight address bits AOA7
FB (Write)	Upper eight address bits A8A15
F5 (Write)	Extended eight address bits A16A23

A forced jump command (JMP CMD) is issued to the active emulator processor when any of the following conditions exist:

- o Bit 2 of I/O port address F9 is set low.
- o Breakpoint 1 or 2 is enabled.
- o Bit 4 of I/O port address F8 is set high, enabling single-cycle interrupt.
- o A TTA breakpoint is enabled (INT 29).

When a forced jump command is issued to the active emulator processor, the processor responds by asserting the jump acknowledge control line JMP ACK(L)]. When this line is asserted, the forced jump address is gated onto the system and extended address buses.

## EXTENDED BANK SWITCHING (18)



The 8-bit extended bank switch register (U3110) is loaded by writing to I/O port address F4. The extended address is gated onto the extended address bus when control line EN ADDR(L) is asserted, indicating that the system processor is active. This circuitry permits the system processor to address the extended address range.

### I/O PORT INTERFACES

As previously stated, the system processor communicates with the various boards by means of I/O port addresses and the associated data bytes. The I/O port addresses for the Emulator Controller board are divided into the following functions:

- Functional Decoder (Read/Write)
- I/O Decoder (Read)
- I/O Decoder (Write)
- Extended Address Decoder (Read/Write)

The lower-order address bus lines (AO-A7) are decoded to determine which I/O port is accessed. Table 8-2 lists the I/O port address assignments for the Emulator Controller. A detailed description of the associated data byte for each I/O port address is contained in Section 19 of this manual.

Figure 8-2 is a simplified block diagram of the Emulator Controller decoders. Refer to this figure, and to the board schematics in the rear of this manual, as you read the following explanation of the  $\rm I/O$  port interfaces.




Fig. 8-2. Emulator Controller Decoders simplified block diagram.

Table 8-2
Emulator Controller I/O Port Address Assignments

Port		
Address	Read/Write    ========	Function
FO	R/W	Reserved (decoded but not assigned)
F1	R/W	Reserved (decoded but not assigned)
<b>F</b> 2	R	Pending interrupts port
<b>F</b> 3	W	SVC mapping port
F4	W	Extended bank switch
F5	W	Jump address extended
<b>F</b> 6	R	Program Counter Next, extended
F6	W	Breakpoint 1, extended
F7	R	Program Counter Last, extended
F7	W	Breakpoint 2, extended
F8	W	Debug control port
F9	\ 	Debug command port
FA	W	Jump address, lower-order
FB	W	Jump address, higher-order
FC	R	Program Counter Next, lower-order
FC	W	Breakpoint 1, lower-order
FD	R	Program Counter Next, higher-order
FD	W	Breakpoint 1, higher-order
FE	R	Program Counter Last, lower-order
FE	W	Breakpoint 2, lower-order
FF	R	Program Counter Last, higher-order
FF	W	Breakpoint 2, higher-order

## FUNCTIONAL DECODER (READ/WRITE) (19)



Functional decoder U2120 is a type-IM5610 PROM used to decode the lower four address bits (AO--A3). The PROM is enabled when all of the following conditions are met:

- 1. control line MSTR(H) is high, indicating that the system processor is active;
- 2. control line MEM(L)/IO(H) is high, indicating the execution of an I/O instruction;
- 3. control line OPREQ(H) is high, indicating the start of a bus operation;
- 4. address line A13(H) is high, indicating an extended I/O address;
- 5. address lines A4(H)--A7(H) are all high, indicating that an I/O port address FO--FF is on the address bus.

Tables 8-3 and 8-4 show the state of the input enabling control lines to the Functional Decoder and output control lines from the Functional Decoder.

Table 8-3 Enabling Functional Decoder

I/O Port Addresses			MEM(L)/		A7	A6	A5	A4	Function
FOFF	1.	1	1	1	1 1	1	1	1	When all input lines to the NAND gate are high during I/O port addresses FOFF, the NAND gate's output goes low, enabling the functional decoder.

8-10

Table 8-4
Emulator Controller
Functional Decoder Input and Output Lines

Decoder Input Control Lines					ol :	Lines	Output Control Lines From Decoder		
	I/O Port Addr		<b>A</b> 2	A1	AO	R(H)/ W(L)	Output Control Line Name	Function	
R	F2	0	0	1	0	1	READ INT(L)	Forces pending interrupts in interrupt registers onto data bus.	
W	F3	0	0	1	1	0	SVC MAP(L)	Sets I/O address bits	
₩	F4	0	1	0	0	0	EXTD BANK(L)	Sets address bits A23A16 for system controller access to program memory.	
W	F5	0	1	0	1	0	JMP ADR EXTD(L)	Sets extended address bits A23A16 of a forced jump address.	
R	F6	0	1	1	0	1	EXTD SEL(H)	Sets input control line of extended address decoder to select PC NEXT EXTD register on	
W 		           				0	(is low)	read operation, or BP1 EXTD register on write operation.	
R	     F7	0	1	1	1	1	EXTD SEL(H)	Sets input control line of extended address decoder to select PC	
W	F   		1	•	•	0	(is high)	LAST EXTD register on read operation, or BP2 EXTD register on write operation.	
R 	F6	0	1	1	0	1		I/O port addresses F6 and F7 set control line	
W  R		 				0	ENBL EXTD(L)	ENBL EXTD(L) low, enabling the extended address decoder during both	
 W	F7	0	1	1	1	0		read and write operations.	

Table 8-4 (cont)

Deco	der Ir	 iput		ntı	ol l	Lines	Out	out Conti	rol Lines From Decoder
R/W	I/O Port Addr		Α2	A1	AO	R(H)/ W(L)	Line	Control Name	Function
	F8	1	0	0	0	   			
	F9	1	0	0	1				
	FA	1 1	0	1	0	 			I/O port addresses F8FF set control
T.T	FB	   1	0	1	1		WR PORT(L)	n (	line WR PORT(L) low,
W	FC	i   1 	1	0	0	0		enabling the I/O decoder (write) during	
	FD	1	1	0	1				all write operations to these I/O port addresses.
	FE	1	1	1	0	! !			
	FF	1 1	1	1	1				
	FC	i   1	1	0	0				I/O port addresses FCFF set control line RD PORT(L)
מ	FD	1	1	0	1	     	 	эm/т \	low, enabling the I/O
R	FE	1	1	1	0		RD POI	KT(L)	decoder (read) during all read operations to
	FF	1	1	1	1	 			these I/O port addresses.

# I/O DECODER (READ) (19)

During a read operation, I/O port addresses FC--FF cause control line RD PORT(L) from the functional decoder to be asserted. This enables I/O decoder (read) U2O7OA. The lower two address lines (AO and A1) determine which I/O port is accessed. Table 8-5 shows the state of the input control lines and the output control lines from the I/O decoder (read). The output control lines from this decoder force the appropriate PC Next/Last address onto the data bus to be read by the system processor.

Table 8-5
Emulator Controller
I/O Decoder (Read) Input and Output Lines

and		er Enablir Control I	_	s i	Output Control Lines From Decoder
I/O Port Addr	Type of Oper	RD PORT(L)	A 1	AO	Output Control Line Name Function
FC	Read	0	0	0	Forces A7A0 of next PC NEXT LO(L) instruction onto data bus after interrupt.
FD	Read	0	0	1	Forces A15A8 of next PC NEXT HI(L) instruction onto data bus after interrupt.
FE	Read	0	1 1	0	Forces A7A0 of last PC LAST LO(L) instruction onto data bus after interrupt.
FF	Read	0	1	1	Forces A15A8 of last PC LAST HI(L) instruction onto data bus after interrupt.

## I/O DECODER (WRITE) (9)

During a write operation, I/O port addresses F8--FF cause control line WR PORT(L) from the functional decoder to be asserted. This enables I/O decoder (write) U3050. The lower three address lines (AO--A2) determine which I/O port is accessed. Table 8-6 shows the state of the input control lines and the output control lines from the I/O decoder (write). The output control lines from this decoder load the associated data byte into the selected registers. The registers are designated by the specific I/O port address.

## EXTENDED ADDRESS DECODER (READ/WRITE) (19)

Decoder U2070B is enabled when I/O port address F6 or F7 is on the address bus. The states of the two decoder input lines determine which output line is asserted. During read operations, either I/O address F6 or F7 causes the extended PC Next/Last address to be forced onto the data bus. During write operations, either I/O address F6 or F7 permits data to be loaded into BP1 or BP2 registers. Table 8-7 shows the state of the input control lines and the output control lines from the decoder.

Table 8-6
Emulator Controller
I/O Decoder (Write) Input and Output Lines

8	Decod and Inpu	ler Ena it Cont	_	ines		Output Control	L Lines From Decoder	
I/O Port Addr	Type of Oper	WR PORT (L)	WRP (L)	<b>A</b> 2	A 1	AO	Output Control Line Name	Function
F8	Write	0	0	0	0	0	OUT CNTRL(L)	Debug Control Port enables S/C and BP registers.
F9	Write	0	0	0	0	1	OUT CMD(L)	Debug Command Port  sets emulator processor control functions.
FA	Write	0	0	0	1	0	JMP ADR LO(L)	Forced Jump Address A7AO is loaded into jump address registers.
<b>F</b> B	Write	0	0	0	1	1	JMP ADR HI(L)	Forced Jump Address A15A8 is loaded into jump address registers.
FC	   Write	0	0	1	0	0	BP1 LO(L)	BP1 Address A7A0 is loaded into BP1 comparison register.
FD	Write	0	0	1	0	1	BP1 HI(L)	BP1 Address A15A8 is loaded into BP1 comparison register.
FE	   Write	0	0	1	1	0	BP2 LO(L)	BP2 Address A7A0 is loaded into BP2 comparison register.
FF	Write	0	0	1	1	1	BP2 HI(L)	BP2 Address A15A8 is loaded into BP2 comparison register.

Table 8-7
Emulator Controller
Extended Address Decoder (Read/Write) Input and Output Lines

		coder		_		Output	Control Lines From Decoder
I/O Port Addr		EXTD	SEL	R(H)/ W(L)			Function
F6	. W	0	0	0	0	BP1 EXTD(L)	BP1 Extended Address A23A16 is loaded into EXTD BP1 comparison register.
F7	W	0	1	0	0	BP2	BP2 Extended Address A23A16 is loaded into EXTD BP2 comparison register.
F6	R	0	0	1	X	  PC  NEXT  EXTD(L)	Forces bits A23A16 of next instruction executed by emulator processor onto the data bus after an interrupt.
F7	R	0	1	1	X	PC LAST EXTD(L)	Forces bits A23A16 of last instruction executed by emulator processor onto the data bus after an interrupt.

### PROGRAM MEMORY BOARD

Pa	age
Introduction	<b>}−1</b>
Address Buffers 9	<del>)</del> –1
Program/System Select 9	9 <b>-</b> 4
Word/Byte Mode	9 <b>-</b> 4
RAM Inhibit 9	9 <b>-</b> 4
Low/High Board Select	9 <b>-</b> 4
Memory Relocation Memory Relocation Logic Disabled Memory Relocation Logic Enabled Read Operation Write Operation Memory Relocation Control and Status Programming The Relocation RAM	9-6 9-7 9-8 9-8 9-8
Extended Bank9-	-12
I/O Port Interfaces 9-	-12

### ILLUSTRATIONS

Fig. No.		<b>T</b>
9-1 9-2 9-3 9-4 9-5	System/Program Memory board functional block diagram.  Memory Relocation logic block diagram.  I/O Port Address B8 (Write) Control word format.  I/O Port Address B8 (Read) Status word format.  Example of memory allocation.	9-7 9-8 9-9
	TABLES	
Table No.		Do go
9-1 9-2 9-3 9-4	Relationship of Address Lines to Address Buffer Output Lines  Word or Byte Mode Operation	9 <b>-</b> 5

#### PROGRAM MEMORY BOARD

#### INTRODUCTION

The Program Memory board is a 32K static RAM memory. This memory board has the following features:

- address buffers
- program/system select
- word/byte mode
- RAM inhibit
- low/high board select
- memory relocation
- extended bank
- I/O port interfaces

Four features are selected by internal jumpers: program/system select, low/high board select, memory relocation, and extended bank. The positions of these internal jumpers determine which features are selected for the Program Memory board. The various features of the Program Memory board are discussed in the following paragraphs. Refer to Section 3 of this manual for the location and correct setting of the internal jumpers on the Program Memory board.

Figure 9-1 is a simplified functional block diagram of the Program Memory board. Refer to this figure, and to the board schematics in the rear of this manual, as you read the following paragraphs.

# ADDRESS BUFFERS 8 9

System address bus lines AO(L)--A15(L) are buffered and complemented, and the line designations changed, when they pass through the address buffers. Some emulator processors operating in the word mode also require that the address lines be shifted. Table 9-1 shows the relationships of the system address bus lines to new line designations for both shifted and unshifted conditions.

Fig. 9-1. System/Program Memory board functional block diagram.

9-2

Table 9-1
Relationship of Address Lines to
Address Buffer Output Lines

Termination of Address Lines	Shifted Buffer Output Address Lines	Address Bus Lines	Unshifted Buffer Output Address Lines	Termination of Address Lines
To Physical Addresses - PA14(L)PA11(L)   Memory Relocation   Logic   -	-MA14(H)   MA13(H)   MA12(H)  -MA11(H)  -MA10(H)   MA9(H)	A15(L) A14(L) A13(L) A12(L) A11(L) A10(L) A9(L)	MA14(H)- MA13(H) MA12(H) MA11(H)- MA10(H)- MA9(H) MA8(H)	PA14(L)PA11(L) Memory Relocation
To low and high memory arrays	MA8(H) MA7(H) MA6(H) MA5(H) MA4(H) MA3(H) MA2(H) MA1(H)	A8(L) A7(L) A6(L) A5(L) A4(L) A3(L) A2(L) A1(L)	MA7(H) MA6(H) MA5(H) MA4(H) MA3(H) MA2(H) MA1(H) MA0(H)	To low and high memory arrays
To Word/Bytecircuitry and Data Buffer Control	-MAO(H)  -BAO(H)	AO(L) Ground (Logic low)	BAO(H)	To Word/Byte circuitry and Data Buffer Control

Address buffers U6010B, U6020B, U6030B, and U6040B are enabled for all emulators operating in the byte mode and for most emulators operating in the word mode (unshifted condition). Address buffers U6010A, U6020A, U6030A, and U6040A are enabled for those emulators operating in the word mode that require the address lines to be shifted. The address lines are shifted when WD ACCESS(L) control line is low, and BYTE ADDR(L) line is high. For those emulators operating in the word mode and unshifted conditions, the WD ACCESS(L) line and BYTE ADDR(L) are both set low. For all emulators operating in the byte mode, the WD ACCESS(L) line is high and BYTE ADDR(L) line is low.

## PROGRAM/SYSTEM SELECT 9

The setting of internal jumper J6179 (Program/System Jumper) determines whether the memory board will be used as Program Memory or (for special applications) as System Memory. When the program/system jumper (J6179) is set for Program Memory operation, the memory board is operational when the CMEM(H) control line is high. For special applications, when J6179 is set for System Memory operation, the memory board is operational when the CMEM(H) control line is low. Other than this CMEM(H) distinction, there is no operational difference when a memory board is used as Program or System Memory. Jumper J6179 remains in the PROGRAM position for 8540 operations. The 8540 operating system (OS/40) prohibits using this board as System Memory.

# WORD/BYTE MODE 9

The word/byte mode circuitry determines how the data from the data bus is stored in or read from the memory array banks. There are two 16K x 8-bit memory arrays that are selected by an emulator processor. When the byte mode is selected, the two arrays are essentially arranged in series to form one array  $(8 \times 32K)$ . When the word mode is selected, the two arrays are essentially arranged in parallel to form one array  $(16 \times 16K)$ . Byte mode is normally selected for 8-bit emulator processors, and the word mode of 16-bit processors.

Word or byte mode operation is selected by the states of the WD ACCESS(L) and BYTE ADDR(L) control lines, and the state of the BAO(H) address line, as shown in Table 9-2.

In the byte mode, the lower or higher arrays are accessed by the upper eight data lines (D15--D8). When WD ACCESS(L) is high and SWAP(L) is low, the data is read from/written to data lines D15--D8, instead of D7--D0.

# RAM INHIBIT 9

When the RAM INH(L) (RAM Inhibit) control line is asserted, Data Buffer Control U6100 is disabled. This disables both the read and write data buffers to/from the low and high memory arrays. All read and/or write operations to/from the memory arrays are inhibited.

# LOW/HIGH BOARD SELECT (9)

The position of the Low/High Board jumper (J6175) determines whether the 32K memory board responds to low or high memory addresses. See Table 9-3.

Table 9-2
Word or Byte Mode Operation

Control Time	M-2- 0-2
Control Lines	Mode Selection
BYTE ADDR(L) is asserted and BAO(H) is low WD ACCESS(L) is high (the bus address is even)	Byte mode is selected. U6110B is enabled and memory access line LOW BYTE(L) is asserted. U6170A is enabled and the low memory is accessed.
BYTE ADDR(L) is asserted and BAO(H) is high WD ACCESS(L) is high (the bus address is odd)	Byte mode is selected. U6110C is enabled and memory access line HIGH BYTE(L) is asserted. U6170B is enabled and the high memory array is accessed.
WD ACCESS(L) is asserted and BAO(H) is either high or low.  BYTE ADDR(L) is high for emulators requiring that the address be shifted, and low for all other emulators.	Word mode is selected. U6110B and U6110C are enabled, and memory access lines LOW BYTE(L) and HIGH BYTE(L) are both asserted. U6170A and U6170B are enabled and both low and high memory arrays are accessed, providing storage for/reading of a 16-bit data word.

Table 9-3 Low/High Board Jumper J6175

Jumper Position	Memory Access Addresses
Low Board	00007FFF
High Board	8000FFFF

If the Low Board is selected, control line LOW BOARD(L) is low and the memory arrays are accessed whenever PA14(L) is high. If the High Board is selected, control line LOW BOARD(L) is high and the memory arrays are accessed whenever PA14(L) is low. The state of PA14(L) is the same as that of A15(L). A15(L) is high for memory addresses 0000--7FFF and low for memory addresses 0000--FFFF. Remember that the common system address bus lines are all low on the system address bus. Refer to Section 3 of this manual for the location and correct setting of jumper J6175.

## MEMORY RELOCATION (10)



The memory relocation logic permits 32K of the total 64K block of Program Memory addresses to be relocated to one 32K Program Memory board. The addresses are relocatable in 4K-byte blocks to even 4K address boundaries.

Before discussing the memory relocation logic, here are two address definitions that must be understood:

Bus Addresses

Those addresses present on the system address bus that are generated by the active processor.

Physical Addresses

Addresses that are presented to the chip-select decoders and the memory arrays on the Program Memory board.

Figure 9-2 is a block diagram of the Memory Relocation logic. The Memory Relocation logic uses the four most significant address bits A12(L)-A15(L) to accomplish the memory relocation. Address bus lines A12(L)-A15(L) are complemented by the address buffers, and the line designations are changed to MA11(H)--MA14(H). (Refer earlier in this section to the discussion of "Address Buffers", and to Table 9-1.) These four address lines MA11(H)--MA14(H) are fed to the inputs of Address Selector U7010 and Address Select Mux U7030.

## MEMORY RELOCATION LOGIC DISABLED (10)



The relocation logic is  $\frac{\text{disabled}}{(\text{across})}$  if the Memory Relocation jumper J5175 is in the disable position  $\frac{\text{disabled}}{(\text{across})}$  pins 2 and 3). When this jumper is in the enable position (across pins 1 and 2), the relocation logic can still be disabled when either of the following conditions exits:

- When RESET(L) goes low during a system reset.
- When PROGRAM/SYSTEM MEMORY jumper J6179 is in the SYSTEM position, setting PROG MEM(H) low. (J6179 should remain in the PROGRAM position for normal 8540 operations.

If either of these conditions exists, Disable Latch U7080A is set, which disables Relocation RAM U7040 and enables Address Selector U7010. When Address Selector U7010 is enabled, the four address lines MA11(H)--MA14(H) are complemented and wire-ORed with the output of Relocation RAM U7040 (which is disabled). These address lines now become physical address lines PA11(L)--PA14(L).




Fig. 9-2. Memory Relocation logic block diagram.

## MEMORY RELOCATION LOGIC ENABLED (10

The relocation logic is enabled when all of the following conditions exist:

- o Memory Relocation jumper J5175 is in the enable position (across pins 1 and 2).
- o PROGRAM/SYSTEM MEMORY jumper J6179 is in the PROGRAM position setting PROG MEM(H) high.
- o RESET(L) control line is high, indicating that no reset is pending.
- o Data bit WD4 is set low.

# Read Operation 10

When the Memory Relocation logic is enabled during a read operation, Address Selector U7010 is disabled, Address Select Mux U7030 is set to select its "A" inputs, and address lines MA11(H)--MA14(H) are presented as an address to Relocation RAM U7040. After an access time (35 ns maximum), the "mapped" (relocated) address is present at the output of the RAM. Since Address Selector U7010 is disabled, the RAM output becomes physical address lines PA11(L)--PA14(L).

# Write Operation 10

When the Memory Relocation logic is enabled during a write operation, Address Selector U7010 is disabled, Address Select Mux U7030 is set to select its "B" inputs, and the four outputs from the 4-bit counter are presented as an address to Relocation RAM U7040.

#### MEMORY RELOCATION CONTROL AND STATUS

Figure 9-3 shows the control word that is written to the relocation logic at I/O port address B8. Data bit WD6 (E) is used to enable/disable the extended bank feature. Data bit WD5 (R) is used to reset the 4-Bit Counter. Data bit WD4 (D) is used to set/reset Disable Latch U7080A. Data bits WD3--WD0 (PA3--PAO) are used to consecutively load the Relocation RAM.




Fig. 9-3. I/O Port Address B8 (Write) Control word format.

Figure 9-4 shows the status word that may be read from Readback Buffer U7050 at I/O port addresses B8. Data bit D6 (E) defines the extended bank enable/disable status. Data bit D4 (D) defines the Disable Latch status. Data bits D3--DO (PA3--PAO) display the physical address.

Note that Relocation RAM U7040 cannot be examined or written to while the Disable Latch is set.




Fig. 9-4. I/O Port Address B8 (Read) Status word format.

#### PROGRAMMING THE RELOCATION RAM

I/O port address B8 (write) is used to program the Relocation RAM. The relocation logic is enabled by the conditions listed under the previous heading, "Memory Relocation Logic Enabled." The 4-bit Counter is incremented by one each time a read or write operation is performed at I/O port address B8.

Figure 9-5 is an example of how 32K of the 64K bus address may be relocated and converted into 32K of physical addresses. Table 9-4 shows the data written to the Relocation RAM to provide the 32K of physical addresses shown in Fig. 9-5.

	<del></del>
Physical Address	Bus Addresses
T	
0000	0000
	OFFF
	1000
	1FFF
0777	2000
2FFF	2FFF
i' / / / / / / / / / / / i	3000
	3FFF
[//////////	4000
	4FFF
[	5000
-/-/-/-/-/-/-/	5FFF
3000	6000
	6FFF
	7000
4FFF	7FFF
[//////////	8000
i_/_/_/_/_/_/	8fff
	9000
	9fff
[/////////	AOOO
	AFFF
	B000
<u> _/_/_/_/_/_/</u>	BFFF
[77777777]	C000
	CFFF
<u>                                     </u>	D000
	DFFF
	E000
	EFFF
	FOOO
7fff	FFFF
<del>1-,</del> 1	
//// = Not in physica	al address space

Fig. 9-5. Example of memory allocation.

Table 9-4 Example of Data Written to the Relocation RAM.

Data Written to Control Port B8(L)	Comment
20	Enables and resets the counter.
00 01 02	Allocates blocks 0, 1, and 2 to physical address space.
OF OF OF	Bus addresses 30005FFF are not in the physical address space.
03 04	Bus addresses 60007FFF correspond to physical addresses 30004FFF.
OF OF OF OF	Bus addresses 8000CFFF are not in the physical address space.
05 06 07	Bus addresses DOOOFFFF correspond to physical addresses 50007FFF.

The following comments pertain to Fig. 9-5 and Table 9-4:

- 1. Writing data byte "20" (hexadecimal) to control port B8 sets the 4-bit Counter to "1111" (binary).
- 2. Data byte "20" sets data bit WD5(H) high. The next write access to this port will start the counter at zero.
- 3. Writing data byte "20" to control port B8 clears the Disable Latch and resets the 4-Bit Counter. Note that this does not write any data into the Relocation RAM.
- 4. The first 4K-byte block of physical address space entered into the program will respond to bus addresses 0000--0FFF.
- 5. The four most significant bits in the physical address should be written to control port B8.
- 6. Continue this operation for each block of bus addresses until the final block FOOO--FFFF is reached.

- 7. The 4-bit Counter automatically increments after each read or write access to the control port. After exactly 16 writes, the physical address may be read back for verification or the counter may be reset and then the readback started.
- 8. In Table 9-4, "OF" is written when a block of bus addresses is not used in the physical address space. However, any value from O8--OF may be written. PA14(L) is low for data bytes O0--O7 and high for data bytes O8--FF.

# EXTENDED BANK 8

The extended bank feature permits extended address lines A16--A23 to be used in the program section of the Main Interconnect board. The extended bank logic permits a block of program addresses (up to a maximum of 64K) to be located to any even 64K-address block within the 16M address space provided by the 24 address bus lines. The location of this 64K address block is determined by the settings of an 8-position DIP switch (S7170). The states of the eight most significant bits of the 24 address bus lines are set into the 8-position DIP switch. In addition, jumper J7171 is provided to enable or disable the extended bank feature. Refer to Section 3 of this manual for the location and proper settings of the switch (S7170) and jumper (J7171).

## 1/0 PORT INTERFACES (10)

The system processor communicates with the Program Memory board through I/O port addresses B8 and B9. I/O port address B8 is used to address the low board (Program Memory addresses OOOO--7FFF) and B9 is used to address the high board (Program Memory addresses 8000--FFFF). A decoder on the memory board decodes the I/O port addresses. The output of the decoder and the associated data byte of the I/O port address provides enabling and disabling of the memory relocation and extended bank features. Therefore, these features may also be enabled or disabled by software, in addition to jumpers J5175 and J7171. Figures 9-3 and 9-4 show the control and status bytes for I/O ports B8 and B9.

#### NOTE

If either jumper J5175 (memory relocation) or J7171 (extended bank) is in the "Disable" position, the feature associated with the jumper cannot be enabled by software alone.

### FRONT PANEL BOARD

		Page
Introduction	•••••	10-1
Interconnecting Cables	•••••	10-1
Removal and Replacement o	f Front Panel Board	10-1
	TABLE	
Table No.		D
10-1 Pin Numbers of J1/	P1 and J17/P17	Page 10-2

#### FRONT PANEL BOARD

#### INTRODUCTION

The Front Panel board is attached to the Front Control Panel. The RESTART switch and four LEDs are mounted on the Front Panel board and extend through cutouts in the Front Control Panel.

### INTERCONNECTING CABLES



All input/output connections between the Front Panel board and the Main Interconnect board terminate in J1 on the Front Panel board and J17 on the Main Interconnect board. The connectors on the interconnecting cable are designated P1 and P17, respectively. All connectors are 16-pin harmonica type. The interconnecting cable consists of two parallel ribbon cables (8 conductors each). Table 10-1 lists the pin connections for both J1/P1 and J17/P17.

#### NOTE

In Table 10-1, there is no correlation between corresponding pin numbers of P1 and P17. When connecting either P1 or P17, you must match pin 1 of the "P" connector with pin 1 of the "J" connector. A small white dot on the connector designates pin 1 of the "P" connectors. A small arrowhead on the circuit board designates pin 1 of the "J" connectors. Use care when connecting either P1 or P17; the harmonica connectors are easily misaligned.

#### REMOVAL AND REPLACEMENT OF FRONT PANEL BOARD

Section 14 of this manual contains procedures for the removal and replacement of the Front Panel board and the Front Control Panel.

@

Table 10-1
Pin Numbers of J1/P1 and J17/P17

Front Panel Board	Main Interconnect Board	
J1/P1 Pin Number	J17/P17 Pin Number	System Bus Line Name
9	1	+5 Vdc
10	2	PAUSE(L)
11	3	RUN(L)
12	4	GROUND
13	5	SELF TEST(L)
14	6	GROUND
15	7	SLV PSE(L)
16	8	+5 Vdc
1	9	+5 Vdc
2	10	MSTR PSE(L)
3	11	GROUND
4	12	RESET(L)
5	13	GROUND
6	14	MSTR RUN(L)
7	15	GROUND
8	16	+5 Vdc

### POWER SUPPLIES

	Page
Introduction	11-1
Circuit Description  Voltage Regulation and Adjustment  Current Limiting and Adjustment  Overvoltage Protection and Adjustment	11 <b>-</b> 2 11 <b>-</b> 2
Power Supply Adjustments	11-3
Removal and Replacement of Power Supplies	11 <b>-</b> 3
Repair of Power Supplies	11-3

### POWER SUPPLIES

#### INTRODUCTION

This section describes the DC power supplies in the 8540. There are two 12 Vdc supplies and one 5 Vdc supply. The schematic diagrams for these power supplies are located in the rear of this manual.

The two 12 Vdc supplies are identical. One supply has its positive output terminal connected to logic ground, and the other supply has its negative output terminal connected to logic ground, resulting in a -12 Vdc and a +12 Vdc power supplies with reference to logic ground.

The 5 Vdc supply has its negative output terminal connected to logic ground, which provides a +5 Vdc power supply with reference to logic ground.

### NOTE

Logic ground and chassis ground are not common in the 8540.

The calibration procedures for the power supplies are contained in Section 13 of this manual. The removal and replacement instructions are contained in Section 14 of this manual. Before you attempt to adjust or remove the power supplies from the 8540, refer to the procedures in Sections 13 and 14.

## CIRCUIT DESCRIPTION (22)



The circuit description for both 5 and 12 Vdc supplies is very similar. control circuitry is almost identical for both supplies. The input and output components of the 5 Vdc supply are reinforced to handle the additional current capabilities. The 5 Vdc supply has six series pass transistors, Q2--Q7. These are in a series/parallel arrangement, providing a maximum output current of 35 amps. The 12 Vdc supply has only one transistor, Q1, that provides a maximum output current of 1.7 amps. Due to the similarity in the  $\pm -12$  Vdc supplies and the  $\pm 5$  Vdc power supply, only the  $\pm 5$  Vdc power supply circuitry is described here.

The control circuitry in these supplies is centered around U1, a type-723 voltage regulator device. The control circuitry performs three major functions:

- Voltage regulation and adjustment
- Current limiting and adjustment

• Overvoltage protection and adjustment

#### VOLTAGE REGULATION AND ADJUSTMENT

A voltage divider network is across the positive and negative output terminals. This divider network consisting of R37, R43 (Voltage Adjust), R28, R29, and R38. Within U1, pins 4 and 5 are the inputs to an error amplifier. Outside the device, these pins are connected across R28. Therefore, the voltage drop across R28 is the input to the error amplifier. An internal voltage regulator provides a reference voltage between pins 5 and 6. When the 5 Vdc supply output voltage drops, the voltage across R28 decreases. This decrease to the input of the error amplifier causes the voltage at pin 10 increases the drive through Q1, which also increases the drive of the six series pass transistors: Q2--Q7. This brings the output voltage up until it balances with the reference voltage.

R43 (Voltage Adjust) is in series with R28. Adjusting R43 also changes the voltage across R28 and permits adjustment of the output voltage. In the 5 Vdc supply, R43 provides an adjustment in the output voltage from 4.75 to 7.0 Vdc. In the 12 Vdc supplies, R20 provides an adjustment in the output voltage from 10.5 to 15.75 Vdc.

#### CURRENT LIMITING AND ADJUSTMENT

The current limiting adjustment (R23) is set for the maximum current of 35 amps for the 5 Vdc supply. (R3 is set for a maximum current of 1.7 amps for the 12 Vdc supplies.) Pins 2 and 3 of U1 are connected to the base and emitter of a transistor within U1. R23 (Current Limit) and R24 form a voltage divider network that establishes a reference voltage at pin 2.

When the current in the 5 Vdc supply is increased, the voltage tends to decrease. This decrease increases the drive through Q1, as described in the previous paragraphs. This decrease also changes the voltage drop across R23 and R24 and the reference voltage between pins 2 and 3 (connected to the base and emitter of the internal current limiter). If the output current exceeds 35 amps, the internal current limiter is turned on and the supply goes out of regulation. As you exceed the 35 amp limit, the output voltage decreases accordingly.

### OVERVOLTAGE PROTECTION AND ADJUSTMENT

The overvoltage protection circuitry consists of Q9, CR9, SCR1, SCR2, and associated resistors. The emitter of Q9 is connected directly to the positive output terminal. R3O and R31 (Over Voltage) form a voltage divider across the positive and negative output terminals. The voltage at the junction of R3O and R31 determines when CR9 will turn on. As the 5 Vdc output voltage increases, the voltage drop across R31 increases until CR9 fires. This turns on Q9, whose collector is connected to the gate of SCR1, turning it on. When SCR1 is turned on, two things happen:

- 1. SCR2 is turned on, which shorts the output to logic ground.
- 2. The base drive to the six series pass transistors (Q2--Q7) is reduced.

This shuts the power supply down rapidly. When SCR2 is turned on, the output drops to approximately one volt. Once this happens, the main power switch must be turned off and then turned on again, to reset the gates on SCR1 and SCR2. R31 is adjusted to ensure that the supply shuts down at 6.2 Vdc  $\pm$ 0.1 V. (R13 for the 12 Vdc supply is adjusted to ensure shut down at 13.3 Vdc  $\pm$ 0.2 V.)

#### POWER SUPPLY ADJUSTMENTS

The three adjustments on each power supply are interactive. The adjustments must be made in the following order:

- 1. Over Voltage
- 2. Voltage Adjust
- 3. Current Limit

# CAUTION

The power supplies are set at the factory to the proper voltages and currents. They are adjusted to conform to UL specifications, and the adjustment pots are sealed. Adjust power supplies only when necessary. However, if it becomes necessary to make any changes to the adjustments, refer to Section 13 of this manual for detailed calibration procedures. Follow those procedures carefully.

#### REMOVAL AND REPLACEMENT OF POWER SUPPLIES

Section 14 of this manual contains step-by-step procedures for the removal and replacement of the power supplies.

#### REPAIR OF POWER SUPPLIES

If the 12 Vdc supply fails, it is recommended that the circuit board be discarded and a replacement board installed. This recommendation is based on the cost of the replacement circuit board.

If the 5 Vdc supply fails, it is recommended that the 5 Vdc supply be returned to Tektronix Inc., through your nearest Field Support Activity, and that an exchange 5 Vdc supply be installed.

### FUNCTIONAL CHECK PROCEDURES

	Page
Introduction	12-1
8540 Diagnostic Tests	12-1
Power-Up Diagnostics	
Power-Up Errors	
Fatal Error	
Non-Fatal Error	12-2
Critical Function Monitor (CFM)	12-2
ROM-Resident Diagnostics	12-2
8540 System Verification Procedure	
Procedure	12-3
What to do if an Error is Detected	12-7

#### FUNCTIONAL CHECK PROCEDURES

#### INTRODUCTION

In this section, we'll present a step-by-step procedure for verifying the correct operation of the 8540. The diagnostic tests used in this procedure provide an easy way of functionally checking the 8540 system operation. The tests performed are executed by minimum user-entered responses to menu displays on the system terminal.

#### 8540 DIAGNOSTIC TESTS

Two separate diagnostic test programs must be successfully executed to verify the 8540 system. These test programs are:

- power-up diagnostics
- ROM-resident diagnostics

#### POWER-UP DIAGNOSTICS

The power-up diagnostic tests are run automatically during power-up or restart conditions. These tests verify the circuitry within the 8540 that is required to boot and transfer the operating system from ROMs into the 8540's system memory. If the power-up test are passed, the operating system is automatically booted and the terminal displays the following boot message:

```
8540 BOOT Vx.x

(User start-up processing message from $STARTUP string goes here. This message may or may not occur.)

OS/40 Vx.x(xxxx-xx) 12 OCT 1981 Copyright (c) 1981 Tektronix, Inc.
```

Functional Check Procedures---8540 IU Service

### Power-Up Errors

Two types of errors can occur while the power-up diagnostics are running: fatal and non-fatal.

#### Fatal Error

A fatal error occurs if a fault is encountered that prohibits the ROM-resident diagnostics from running or prevents the operating system from booting. If a fatal error occurs, the test is suspended and the diagnostics branch to the Critical Function Monitor (CFM).

An error code is also displayed on three sets of LEDs: one set of five LEDs on the System Controller board, one set of five LEDs on the System RAM board, and one LED on the Front Control Panel labeled SELF TEST.

#### Non-Fatal Error

A non-fatal error occurs if a fault is detected in any part of the system that would <u>not</u> prohibit running the ROM-resident diagnostics. If a non-fatal error occurs, the ROM-resident diagnostics are automatically loaded and the diagnostic menus appear on the system terminal.

### Critical Function Monitor (CFM)

The Critical Function Monitor (CFM) is automatically entered if a fatal error is encountered when running the power-up tests. The CFM provides a limited troubleshooting capability when the system cannot boot or run the ROM-resident diagnostics. The CFM contains several test routines and a limited set of user commands that are entered from the system terminal. A detailed description of the CFM and its use is contained in the 8540 Integration Unit Service Manual.

#### ROM-RESIDENT DIAGNOSTICS

The ROM-resident diagnostics provide the user with a means of verifying system performance, and a tool for troubleshooting in the event that a failure is detected during the running of any test. These diagnostics run automatically after being initiated by the user. Individual tests may also be executed by the user.

The ROM-resident diagnostics are menu-driven, which provide a friendly and easy-to-use interface with the user.

The 8540 Integration Unit Service Manual contains a detailed explanation of the ROM-resident diagnostics and how they are used.

12-2

## 8540 SYSTEM VERIFICATION PROCEDURE

The following procedure will step you through the power-up sequence and system verification. It is helpful to first read through this procedure before you start.

## Procedure

- 1. Turn on the 8540 by pushing the 8540 POWER switch to the ON position.
- 2. As soon as the POWER switch is in the ON position, the front panel LEDs labeled SYSTEM and SELF TEST will light.
- 3. After a few seconds, the LED marked DMA will flash very briefly, and then the SELF TEST lamp will go out.
- 4. At this time, the system terminal will display the following boot message:

8540 BOOT Vx.x

(User start-up processing message from \$STARTUP string goes here. This message may or may not occur.)

OS/40 Vx.x(xxxx-xx) 12 OCT 1981 Copyright (c) 1981 Tektronix, Inc.

- 5. This completes the 8540 power-up sequence. Continue with this procedure for system verification.
- 6. Enter the following command on the system terminal.
  - > SELECT DIAGS

7. The ROM-resident diagnostics will be loaded and the following information is displayed on the system terminal:

		*
<b>*</b> m	EKTRONIX INC.	*
	540 ROM-RESIDENT DIAGNOSTIC SYSTEM	*
	ERSION X.X	*
	opyright (c) 1981 Tektronix, Inc.	*
*	opjiight (o) the longithing inc.	*
****	******************	***
	RUN MODE MENU	·

8. Press the RETURN key on the terminal (or press 1 and RETURN keys). This selects the default or Automatic Mode. The Automatic Mode Menu is displayed below the Run Mode Menu, as follows:

\*\*\*\*\*\*\*\*\*\*\*\*\*\*\* \* . \* TEKTRONIX INC. \* 8540 ROM-RESIDENT DIAGNOSTIC SYSTEM \* VERSION X.X \* Copyright (c) 1981 Tektronix, Inc. \*\*\*\*\*\*\*\*\*\*\*\*\*\* RUN MODE MENU \*\*\*\*\* Default \*\*\*\* 1 - AUTOMATIC MODE 2 - SELECT MODE Type mode: AUTOMATIC MODE MENU \*\*\*\*\* Default \*\*\*\*\* 1 - AUTOMATIC SYSTEM VERIFICATION 2 - RUN ALL TESTS CONTINUALLY 3 - RUN SPECIFIED TESTS Type mode:

9. Press the RETURN key again, and the Display Option menu is displayed below the Automatic Mode Menu, as follows:

*	*	
* TEKTRONIX INC.	*	
* 8540 ROM-RESIDENT DIAGNOS		
* VERSION X.X	*	
* Copyright (c) 1981 Tektro *	onix, inc. *	
*********************	******	
RUN MODE ME	enu	
1 - AUTOMATIC MODE 2 - SELECT MODE	***** Default ****	
Type mode :		
AUTOMATIC N	MODE MENU	
1 - AUTOMATIC SYSTEM VERIFIC 2 - RUN ALL TESTS CONTINUALI 3 - RUN SPECIFIED TESTS		lt <b>***</b> *
Type mode:		
DISPLAY OF	PTION	
1 - TERMINAL	**** Defau	lt ****
2 - TERMINAL + 8540 PRINTER	20144	·= -
3 - NO DISPLAY		

- 10. Press the RETURN key again. This starts the execution of the Automatic System Verification tests. No further intervention is required.
- 11. Various TEST RUNNING messages are displayed as the verification tests are executing. After approximately five minutes, if no failures are detected, the tests are completed, and the following message is displayed:

SYSTEM VERIFICATION PASSED

## NOTE

The basic 8540 unit and all options installed in the 8540 are automatically tested during the system verification tests.

If a failure is detected during the running of the tests, a DIAGNOSTIC FAILURE message is displayed and the tests continue. When the tests are completed this message is displayed:

#### SYSTEM VERIFICATION FAILED

12. This completes the 8540 system verification procedure. If the system failure message is displayed, refer to the following paragraph.

## WHAT TO DO IF AN ERROR IS DETECTED

If the SYSTEM VERIFICATION FAILED message is displayed, the diagnostics found a fault in the 8540 unit or in one of the options installed. In that case, refer to Section 16 of this manual. The Section 16 contains information on performing exhaustive diagnostic tests. These tests are designed to isolate faults to a board level, and in many instances to the faulty device.

## Section 13

## ADJUSTMENT PROCEDURES

		Page
Introduct	tion	13-1
Test Equi Primary A Overvolta Current I	pply Checkout and Calibration Procedures ipment Required  AC Voltage Input Check age Protection Adjustment Limit Adjustment on Check	13-2 13-3 13-4 13-5
Fig.	ILLUSTRATION	
13-1 85	540 power cord receptacle	Page 13-3
	TABLES	
Table No.		Do
	rimary Resistances	Page 13-3 13-8

@

## Section 13

## ADJUSTMENT PROCEDURES

## INTRODUCTION

This section describes the adjustment procedures for the 8540. The power supply adjustments are the only adjustment procedures required for the 8540. If the power supplies require removal or replacement refer to Section 14 of this manual.

## POWER SUPPLY CHECKOUT AND CALIBRATION PROCEDURES

## CAUTION

The 8540's power supplies are adjusted to conform to UL specifications, and the adjustment controls are sealed. If you service these supplies, or replace any components, perform the calibration routines carefully to ensure that the supply operates within UL specifications. Avoid power supply adjustments whenever possible.

This section contains calibration procedures for the +5 Vdc and +/-12 Vdc power supplies in the 8540. The adjustment controls are interactive within each power supply, and therefore must be adjusted in the order presented in this section. The sequence of procedures and the adjustments must be performed as follows:

Calibration Procedure	Adjustment Control
Primary AC Voltage Input Check	No adjustment required.
Overvoltage Protection Adjustment	OVERVOLTAGE PROTECT (OVP) VOLTAGE ADJUST (VA)
Current Limiting Adjustment	CURRENT LIMIT (CL)
Voltage Regulation Check	No adjustment required.

Observe the following considerations before you start the adjustment procedures:

1. Some of the calibration procedures direct you to connect a load

to the power supply output terminals. Ensure that the load's wiring and connectors have the appropriate current ratings. Do NOT connect a single, large load directly to the bus (100-pin connectors on the Main Interconnect board). Uneven current distribution on the bus may damage the Main Interconnect board. Large loads must be evenly distributed across the 100-pin connectors.

- 2. The procedures specify a variable auto-transformer; if one is not available, ensure that the 8540 is receiving the specified ac power and that the voltage selection switches (on the 8540 rear panel) are set accordingly.
- 3. The 8540 power supplies should not be allowed to exceed normal operating temperatures for long periods of time. These procedures require you to remove the ductwork that routes airflow to the supplies. Perform the procedures quickly to avoid overheating the supplies.

## TEST EQUIPMENT REQUIRED

The following test equipment is required to calibrate the power supplies:

Auto-transformer

A general purpose variable auto-transformer capable of providing O to 132 Vac (O to 250 Vac), depending on the normal ac supply voltage to the 8540.

DMM

A Digital Multimeter capable of resistance measurements of 1 ohm +/- 0.1 ohm and 0.1% DC voltage accuracy (TEKTRONIX DM 502 or equivalent).

Oscilloscope

General purpose, capable of measuring 10, 50, and 120 mV p-p ripple voltages (TEKTRONIX 400- or 7000-Series Oscilloscopes or equivalent).

Dummy Loads

The following dummy loads to be fabricated locally:

- o Two 1.7 amp loads for 12.0 Vdc.
- o One 2.0 amp load for 12.0 Vdc.
- o One 35.0 amp load for 5.2 Vdc.

## NOTE

The following procedures apply to a primary input voltage of either 115 or 230 volts. Where the procedures are different, the 230 volt application is included in parentheses.

## PRIMARY AC VOLTAGE INPUT CHECK

Perform this procedure if the power supplies are new or in unknown condition. This procedure checks the ac input wiring, line voltage selection switches, the primary side of transformer, and the basic integrity of the three DC power supplies. Figure 13-1 shows the power cord receptacle on the 8540 rear panel and identifies the pins.




Fig. 13-1. 8540 power cord receptacle.

- 1. Disconnect the power cord from the rear of the 8540.
- 2. Remove the 8540 top cover. (See Section 14 of this manual.)
- 3. Remove all circuit boards from the 8540 card cage. (Make sure you observe proper handling precautions to prevent damage to the boards due to storage or static discharge.)
- 4. Make sure that the power cord is still disconnected. Then set the 8540 POWER switch to ON.
- 5. Table 13-1 shows the correct resistances between pins 1 and 2 of the receptacle for all combinations of the two voltage selection switches. Use a DMM and the voltage selection switches to verify the resistances shown in Table 13-1. Deviations of more than 95% from the listed resistances indicate a problem.

Table 13-1
Primary Resistances

HI/LO	115V/230V Switch									
Switch	115V	230V								
HI	approx 1 ohm	approx 2 ohm								
LOW	approx 1 ohm	approx 2 ohm								

6. Set the voltage selection switches to 115V HI.

- 7. Remove the power supply cover. (See Section 14 of this manual.)
- 8. Locate the output terminals of the three DC power supplies.
- 9. Connect a DMM to the output of one supply. Set the meter to the appropriate voltage range.
- 10. Connect a variable auto-transformer to the 8540 power cord receptacle.
- 11. Ensure that the auto-transformer is set to 0 Vac, then turn it ON.
- 12. Monitor the power input to the 8540 in watts. Do not exceed 100 watts during this test.
- 13. Slowly increase the auto-transformer from O Vac to 120(233) Vac. At 120(233) Vac, if the DMM is connected to a 12 Vdc supply, it should indicate a magnitude of 9 Vdc (or more), with the appropriate polarity. If the DMM is connected to the +5 Vdc supply, it should indicate at least +4 Vdc.
- 14. Repeat steps 9 through 13 for the remaining two power supplies.

This concludes the primary ac voltage input check. Proceed to the overvoltage protection adjustment.

## OVERVOLTAGE PROTECTION ADJUSTMENT

Use this procedure to set the overvoltage protection circuitry for each power supply:

- 1. Use the variable auto-transformer to supply normal ac power to the 8540. The normal ac voltage may be used in place of the auto-transformer. Ensure that the auto-transformer is set to 0 Vac.
- 2. Connect a DMM to the output terminals of the appropriate power supply. Connect another DMM to the output of the auto-transformer.
- 3. Set the 8540 POWER switch to ON and the auto-transformer to ON. Slowly increase the auto-transformer until the DMM reads the normal ac voltage.
- 4. Locate the OVERVOLTAGE PROTECT (OVP) potentiometer on the power supply and set it fully clockwise.
- 5. Locate the VOLTAGE ADJUST (VA) potentiometer on the power supply and set it to 6.2 Vdc (for the +5 V supply) or 13.3 Vdc (for the 12 Vdc supplies).

- 6. Turn the OVP control counterclockwise until the supply shuts down; then turn it back a few degrees clockwise.
- 7. Set the 8540 POWER switch to OFF. This resets the overvoltage protection circuitry.
- 8. Rotate the VA control one-quarter turn counterclockwise so that the OVP circuit will not trip.
- 9. Set the 8540 POWER switch to ON.
- 10. Slowly rotate the VA control clockwise while watching the DMM to see where the supply shuts down. Ensure that the supply shuts down at 6.2 Vdc +/-0.1 V (for the +5 V supply) or 13.3 Vdc +/-0.2 V (for the 12 V supplies).

You may need to repeat steps 7--11 several times to ensure that the supply shuts down at the proper voltage. In step 7, try turning the OVP control clockwise by a slightly different amount each time.

11. If the supply is operating correctly, reset the VA control to obtain an output of 5.2 Vdc (for the +5 V supply) or 12.0 Vdc (for the 12 V units).

This concludes the overvoltage protection adjustment routine. If the power supply is operating correctly, proceed to the current limit adjustment.

## CURRENT LIMIT ADJUSTMENT

Perform this adjustment after ensuring that the overvoltage protection is set and operating properly. This procedure adjusts the current limits of all three power supplies. When adjusting one supply, ensure that the designated loads are still connected to all supplies.

## WARNING

This routine must be performed with the specified input ac voltages to ensure that UL ratings are maintained. A variable auto-transformer is specified, but not necessary, as long as the correct ac voltage is supplied.

- 1. Use a variable auto-transformer to supply ac power to the 8540.
- 2. Set the 8540 POWER switch to OFF.
- 3. Set the auto-transformer to 120(233) Vac.
- 4. Set the 8540 voltage selection switches (on the back panel) to HI/115 (HI/230).

## Adjustment Procedures---8540 IU Service

- 5. Remove all boards from the 8540 card cage.
- 6. Set the CURRENT LIMIT (CL) potentiometers on all three power supplies fully clockwise.
- 7. Connect a load capable of drawing 1.7 amps across the output terminals of each 12 Vdc power supply.
- 8. Connect a load capable of drawing 35 amps across the output of the +5 Vdc power supply.
- 9. Set the 8540 POWER switch to ON.
- 10. Allow approximately 2 minutes for the power supplies to reach normal operating temperature.
- 11. Use a DMM and the VA control to ensure that the +5 Vdc supply output is +5.20 Vdc.
- 12. Use a DMM and the VA controls to ensure that both 12 Vdc supply outputs are 12.0 Vdc, with the appropriate polarity.
- 13. Set the 8540 POWER switch to OFF.
- 14. Remove the 1.7 amp load from the +12 Vdc power supply.
- 15. Connect a 2.0 amp load across the output terminals of the +12 Vdc supply.
- 16. Connect a 1X oscilloscope probe to the +12 Vdc output terminal.
- 17. Set the oscilloscope to display 50 mV p-p.
- 18. Set the 8540 POWER switch to ON.
- 19. Watch the oscilloscope, and turn the appropriate CL control counterclockwise until you either obtain 50 mV p-p of ripple in the +12 Vdc supply or observe a 10 to 20 mV drop in the DC voltage.
- 20. Set the 8540 POWER switch to OFF.
- 21. Swap the loads on the two 12 Vdc power supplies. The -12 Vdc supply should now have a 2.0 amp load. The +12 Vdc supply should have a 1.7 amp load.
- 22. Move the oscilloscope probe to the output of the -12 Vdc supply.
- 23. Set the 8540 POWER switch to ON.
- 24. Watch the oscilloscope, and turn the appropriate CL control counterclockwise until you either obtain 50 mV p-p of ripple or observe a 10 to 20 mV drop in the DC voltage.

- 25. Set the 8540 POWER switch to OFF.
- 26. Replace the 2.0 amp load with a 1.7 amp load.
- 27. Reset the variac to 108(216) Vac.
- 28. Move the oscilloscope probe to the output of the +5 Vdc supply.
- 29. Set the oscilloscope to display 10 mV p-p.
- 30. Set the 8540 POWER switch to ON.
- 31. Watch the oscilloscope and turn the appropriate CL control CCW until you either obtain 10 mV p-p of ripple or observe a 10 to 20 mV drop in the DC voltage.
- 32. Set the 8540 POWER switch to OFF.

This concludes the power supply current limiting adjustments. If the supplies are operating properly, proceed to the regulation check.

#### REGULATION CHECK

Use this routine to ensure proper operation of the voltage regulation circuits in the three power supplies. Before performing this routine, ensure that the current limit adjustment is correct.

- 1. Make sure that the 8540 POWER switch is set to OFF.
- 2. Use the auto-transformer to supply normal ac power to the 8540.
- 3. The auto-transformer must be adjusted to the normal ac voltage, and the voltage selection switches on the 8540 rear panel must be set properly. Table 13-2 shows the adjustment range for the auto-transformer, for each configuration of the voltage selection switches. Note the switch configuration on your 8540, then set the variac accordingly.

Table 13-2
Auto-Transformer Settings

HI/LO	115V/230	DV Switch		
Switch	115V	230V		
HI	108Vac to 132Vac	216Vac to 250Vac		
LO	90Vac to 110Vac	180Vac to 220Vac		

- 4. Connect a load capable of drawing 1.7 amps to the output terminals of each 12 Vdc power supply.
- 5. Connect a load capable of drawing 35 amps to the output terminals of the +5 Vdc power supply.
- 6. Set the oscilloscope to display 120 mV p-p.
- 7. Set the 8540 POWER switch to ON.
- 8. Connect the oscilloscope to each 12 Vdc power supply. Ensure that each supply has no more than 120 mV p-p of ripple. Excessive ripple indicates a problem within the supply.
- 9. Disconnect the oscilloscope. Then set the oscilloscope to display 50 mV p-p.
- 10. Connect the oscilloscope to the +5 Vdc supply. Ensure that the supply has no more than 50 mV p-p of ripple. Excessive ripple indicates a problem within the supply.
- 11. Set the 8540 POWER switch to OFF.

This concludes the calibration and check-out procedure for the 8540 power supplies. Reassemble the 8540 as follows:

- Remove all test leads and dummy loads from the 8540.
- Reinstall all circuit boards in the 8540 card cage.
- Replace any power supply covers that were removed during the adjustment procedures.
- Replace the 8540 top cover.
- Connect the power cord to the rear of the 8540.

Refer to Section 12 of this manual and conduct the verification tests to verify that the 8540 is operational.

## Section 14

## MAINTENANCE

	Page
Introduction	14-1
Static-Sensitive Parts	14-1
Reducing Susceptibility to Static Discharge	14-2
Preventive Maintenance Cleaning Exterior Interior Visual Inspection	14-2 14-3 14-3
Servicing Aids Diagrams Circuit Board Illustrations Capacitor Marking Resistor Marking Diode Code Coil and Transformer Identification Transistor and Integrated Circuit Pin Configuration Obtaining Replacement Parts Assembly Repair and Exchange Program	14-3 14-4 14-5 14-7 14-7 14-8 14-8
Preparing the 8540 for Servicing Power Supplies	<b>14-</b> 9
Removing the Power Supplies Removing Any Power Supply Removing the 12 Vdc Power Supplies Removing the 5 Vdc Power Supply	14 <b>-</b> 10 14 <b>-</b> 11
Replacing the Power Supplies	14-13
Removing the Front Control Panel and Front Panel Board	14-13 14-14
Troubleshooting	14-14

## Maintenance---8540 IU Service

		Page
Error ( Read: Error	Stic Troubleshooting Aids Codes For Power-Up Diagnostics ing the Power-Up Error Codes r CodesPower-Up Test No. 1 r CodesPower-Up Test No. 2 r CodePower-Up Test No. 3 r CodesPower-Up Test No. 4 r CodePower-Up Test No. 5 r CodePower-Up Test No. 6 r CodePower-Up Test No. 6 r CodePower-Up Test No. 7 r CodesPower-Up Test No. 8 r CodePower-Up Test No. 9 r CodesPower-Up Test No. 10 r CodesPower-Up Test No. 11 r CodesPower-Up Test No. 12 Codes for ROM-Resident Diagnostics em Processor and I/O Errors ry and Memory Function Errors	14-16 14-16 14-17 14-18 14-19 14-21 14-21 14-23 14-24 14-25 14-28 14-29 14-30 14-31
	ILLUSTRATIONS	
Fig.		
14-1 14-2 14-3 14-4 14-5 14-6 14-7 14-8 14-9	Ceramic and film capacitor code.  Tantalum capacitor color code.  Metal film resistor color code.  Diode polarity marking.  Integrated circuit pin 1 identification.  Removing the 8540 top cover.  8540 with top cover removed.  8540 Power Supplies.  8540 Rear Panel.	14-5 14-6 14-7 14-8 14-10 14-11
	TABLES	
Table No.		T.
14-1 14-2 14-3	Error Code Listing Index	Page 14-30 14-31 14-39

14-ii @

## Section 14

## MAINTENANCE

## INTRODUCTION

This section describes preventive maintenance procedures that will help to improve equipment reliability. It contains disassembly instructions and calibration procedures for the power supplies and the front control panel. Techniques and diagnostic aids for troubleshooting are also included in this section. If the equipment fails to operate properly, corrective measures should be taken immediately; an equipment malfunction may cause additional problems to develop.

## STATIC-SENSITIVE PARTS

Many components can be damaged by static discharge. Static-caused damage may be catastrophic, or it may only cause degradation in component performance. Either type of damage is costly: destroyed devices must be replaced, and unnoticed marginal devices can cause intermittent equipment malfunction.

To minimize static problems during maintenance or troubleshooting, follow these procedures:

- 1. Minimize the handling of static-sensitive parts.
- 2. Transport and store static-sensitive parts in their original containers, on a metal rail, or on conductive foam. Label any container having a static-sensitive assembly or device.
- 3. Before handling static-sensitive parts, discharge the static charge on yourself by using a grounded metal wrist strap. It is recommended that servicing of static-sensitive assemblies or devices be performed only at a static-free work station by qualified personnel.
- 4. Do not allow anything capable of generating or holding a static charge onto the work station surface.
- 5. Pick up a part by the body, never by the leads, and keep the leads shorted together whenever possible.
- 6. Do not subject a part to sliding movements over any surface.
- 7. Avoid handling static-sensitive parts in areas having a floor or work surface covering that contributes to the generation of a static charge.

- 8. Use a soldering iron that has a connection to earth ground.
- 9. Use a special anti-static suction-type desoldering tool, such as the Silverstat Soldapulit, or a wick-type desoldering tool.

## REDUCING SUSCEPTIBILITY TO STATIC DISCHARGE

This development system incorporates a number of safeguards to reduce the chance of static discharge damage.



Violation or modification of the following safeguards can result in ground loops and/or static discharge problems.

- 1. The ground (earth) wire of the primary power cable is connected to the chassis where the cable enters the unit.
- 2. Shields of interconnecting cables are grounded to the chassis at the point of connection to each unit.
- 3. Ground loops have been avoided by installing a common ground between all units.

## PREVENTIVE MAINTENANCE

Preventive maintenance consists of cleaning, visual inspection, and performance checks. The preventive maintenance schedule established for the equipment should be based on the amount of use, and on the environment in which the equipment is operated.

#### CLEANING

Clean the equipment often enough to prevent dust or dirt from accumulating in or on it. Dirt acts as a thermal insulator and prevents efficient heat dissipation. It also provides high-resistance electrical leakage paths between conductors or components in a humid environment.



Do not allow water to get inside any enclosed assembly or components, such as switch assemblies, potentiometers, etc. Do not clean any plastic materials with organic cleaning solvents (such as benzene, toluene, xylene, acetone, or similar compounds); they may damage the plastic.

## Exterior

Clean dust from the outside of the equipment by cleaning the surface with a soft cloth or brush. The brush will remove dust from around the front panel controls. Hardened dirt may be removed with a cloth dampened in water that contains a mild detergent. Abrasive cleaners should not be used.

## Interior

Clean the interior by loosening accumulated dust with a dry, soft brush, then blow the loosened dirt away with low-pressure air. If the circuit board assemblies need cleaning, remove them, and clean them with a dry, soft brush. Hardened dirt or grease may be removed with a cotton-tipped applicator dampened with a solution of mild detergent and water. Abrasive cleaners should not be used.

After cleaning, allow the interior to dry thoroughly before applying power to the equipment.

#### VISUAL INSPECTION

After cleaning, carefully check the equipment for such defects as poor connections and damaged parts. For most visible defects, the remedy is obvious. If heat-damaged parts are discovered, try to determine the cause of overheating before replacing the damaged part; otherwise, the damage may be repeated.

## SERVICING AIDS

#### DIAGRAMS

@

Circuit diagrams appear on foldout pages in the Diagrams section of the manual. The circuit number and electrical value of each component are shown on the diagram. (See the first tab page for definition of the symbols used to identify components in each circuit.) Components on circuit boards are assigned vertical and horizontal grid numbers which correspond to the location of the component on the circuit board. Refer to the Replaceable Electrical Parts List section for a complete description of each component and assembly. Those portions of the circuit that are on circuit boards are enclosed with a black border line, with the name and assembly number shown on the border.

## NOTE

Corrections and modifications to the manual and equipment are described on inserts bound into the rear of the manual. Check this Change Information section for manual or instrument changes and corrections.

## CIRCUIT BOARD ILLUSTRATIONS

Electrical components, connectors, and test points are identified on circuit board illustrations located on the inside fold of the corresponding circuit diagram, or on the back of the preceding diagram. This allows cross-referencing between the diagram and the circuit board, and shows the physical location of components.

## CAPACITOR MARKING

The capacitance and voltage ratings of many ceramic, mica, plastic film, and electrolytic capacitors are marked in microfarads or picofarads on the component body. The values of other ceramic disc and plastic film capacitors, as well as monolithic ceramic capacitors (such as DIP and glass encapsulated types), are marked according to the code shown in Fig. 14-1. Tantalum capacitors are marked in microfarads or according to the color code shown in Fig. 14-2.




Fig. 14-1. Ceramic and film capacitor code.




Fig. 14-2. Tantalum capacitor color code.

## RESISTOR MARKING

Carbon resistors are marked according to the standard four-band resistor color code. The fifth band, if present, indicates the device's failure rate. Metal film resistors are marked according to either the standard four-band resistor color code or to the five-band color code shown in Fig. 14-3.




Fig. 14-3. Metal film resistor color code.

@

## DIODE CODE

Diode cathodes are marked by a stripe, a series of stripes, or a dot on the diode body. Some diodes have a diode symbol printed on one side. Figure 14-4 illustrates diode polarity markings.




Fig. 14-4. Diode polarity marking.

## COIL AND TRANSFORMER IDENTIFICATION

Coils and transformers used in this product are identified by Tektronix part numbers. If the number appearing on the part consists of only four digits, a prefix number must be added to obtain the complete part number:

Classification	Part No. Prefix
==========	=======================================
Fixed coils Variable coils Transformers	108-XXXX-XX 114-XXXX-XX 120-XXXX-XX

## TRANSISTOR AND INTEGRATED CIRCUIT PIN CONFIGURATION

Lead identification drawings for transistors and three-lead integrated circuits are included with the schematic diagrams. Pin 1 identification for typical DIP integrated circuits is illustrated in Fig. 14-5.




Fig. 14-5. Integrated circuit pin 1 identification.

#### OBTAINING REPLACEMENT PARTS

Most electrical and mechanical parts are available through your local Tektronix Field Office or representative. The Replaceable Electrical and Mechanical Parts List sections contain information on how to order these replacement parts. Many standard electronic components can be obtained locally in less time than required to order from Tektronix, Inc. If this is done, it is best to duplicate the original component as closely as possible. Parts orientation and lead dress should be duplicated, since orientation may affect circuit interaction.

If a component you have ordered has been replaced with a new or improved part, your local Tektronix Field Office or representative will contact you concerning the change in the part number.

14-8 @

## ASSEMBLY REPAIR AND EXCHANGE PROGRAM

Tektronix service centers provide replacement or repair of TEKTRONIX equipment and major assemblies. Contact your local service center for this service.

## PREPARING THE 8540 FOR SERVICING POWER SUPPLIES

To inspect, remove and replace, or calibrate the power supplies; the 8540's power must be OFF, and the top cover removed. The top cover is a flat metal sheet, with a small flange angled downward at its rear edge. The cover fits into two grooves along the top of the chassis. Two plastic retainers, at the rear of the cover hold it in place. The retainers are fastened to the rear panel with screws. To take off the top cover, first ensure that power to the 8540 is OFF; then remove the screws and retainers as shown in Fig. 14-6. Slide the top cover to the rear of the instrument and lift it away.




Fig. 14-6. Removing the 8540 top cover.

## REMOVING THE POWER SUPPLIES

The 8540 contains three DC power supplies, located at the rear of the chassis. The two 12 Vdc supplies are mounted side by side, against the rear of the card cage. The 5 Vdc supply is fastened to the bottom of the chassis, next to the 12 Vdc units. Use the following procedure to remove any or all supplies.

## REMOVING ANY POWER SUPPLY

- 1. Disconnect the power cord from the 8540 chassis; then remove the unit's top cover, as previously explained.
- 2. The optional Data Acquisition Interface (DAI) board is shown in Fig. 14-7. It is fastened to the 8540 back panel by four screws. If this option is installed, locate and remove the DAI. When removing the ribbon cable and connector attached to the DAI, handle the cable carefully to avoid damaging the cable connected to the Trigger Trace Analyzer (TTA).




Fig. 14-7. 8540 with top cover removed.

3. Remove all circuit boards from the 8540 card cage.



Exercise extreme care when handling these circuit boards. Avoid flexing the boards; do NOT stack them on each other. Store them in a temporary location away from heat, liquids, and dust.

- 4. Locate and remove the power supply cover, as shown in Fig. 14-7. This cover is held in place by four screws. After you remove the cover, all three power supplies are now visible. The -/+12 Vdc supplies are mounted together, against the rear of the card cage. The +5 Vdc unit is mounted on the bottom of the chassis.
- 5. Locate and remove the back power supply cover shown in Fig. 14-8. This cover is held in place by two screws through the 8540 rear panel.




Fig. 14-8. 8540 Power Supplies.

6. Locate and remove the line filter cover shown in Fig. 14-8. This cover is held in place by two nuts and one screw. As you remove the cover, avoid damaging the wiring directly above it.

## REMOVING THE 12 VDC POWER SUPPLIES

## NOTE

The next two steps in this procedure explain how to remove either 12 Vdc supply. If you want to remove only the +5 Vdc supply, skip to step 9.

7. Both 12 Vdc power supplies are protected by a metal bracket. The bracket is held by three screws. Locate and remove the bracket.



Several wires interconnect the two 12 Vdc power supplies. To remove either supply, you may need to disconnect the wires from both supplies. As you remove the wires, label them, to avoid confusion later when reconnecting the wires.

8. Each 12 Vdc power supply is held in place by two screws accessible through the card cage. As you face the front of the 8540, the +12 Vdc supply is on your left. Remove the appropriate power supply.

## REMOVING THE 5 VDC POWER SUPPLY

## NOTE

The following instructions pertain to the removal of the +5 Vdc power supply only.

- 9. The fan located above the +5 Vdc supply is held by four screws and four tubular spacers. Remove the fan and lay it aside. Avoid damaging the fan's wires. Don't lose the spacers.
- 10. The 8540 rear panel must be removed. Figure 14-9 shows the screws that must be removed. Remove the screws in the rear panel. When the panel is loose, disconnect any remaining wiring, and lay the panel carefully aside.




Fig. 14-9. 8540 Rear Panel.

- 11. The ac power cord receptacle is mounted on the bracket shown in Fig. 14-9. The bracket is held to the chassis by two screws along the lower edge. Remove the screws and swing the bracket aside. Avoid damaging the wiring.
- 12. Six screws fasten the +5 Vdc power supply to the bottom of the 8540 chassis. Locate and remove the screws.
- 13. Loosen and remove the wiring from the +5 Vdc supply. Label each wire or make a simple diagram for reference during replacement.
- 14. Remove the +5 Vdc power supply.

This concludes the power supply removal procedures.

## REPLACING THE POWER SUPPLIES

To replace a power supply, reverse the removal instructions. Observe the following precautions:

- When installing a 12 Vdc power supply, exercise extreme care to avoid pinching wires against the card cage or beneath the supply.
- When reinstalling the fan, first install both lower screws and spacers in the fan housing, then position the fan on the card cage and tighten the screws. Finish by installing the two remaining spacers and screws.
- The +5 Vdc supply wiring may carry 35 Amps during operation. Ensure that the wiring is properly installed and dressed to avoid short-circuiting.

## REMOVING THE FRONT CONTROL PANEL AND FRONT PANEL BOARD



There is 120/240 volts on the main POWER switch attached to the Front Control Panel when the main power cord is attached to the 8540 mainframe. Therefore, before removing the Front Panel board or the Front Control Panel, ensure that the main power cord is removed from the back of the 8540 mainframe. Do not operate the 8540 when the Front Control Panel is removed or when the spring clips are disengaged.

The Front Panel board and the Front Control Panel are attached to the front of the 8540 mainframe by spring clips on each side of the Front Control Panel. The following procedure describes how to remove the Front Control Panel:

## Maintenance--8540 IU Service

- 1. Remove the main power cord from the back of the 8540 mainframe.
- 2. As you face the rear of the unit, remove the left top and bottom cover screws and cover retainers from the rear of the 8540.
- 3. Slide the left side cover to the rear of the instrument approximately three to four inches.
- 4. To disengage the left spring clip on the Front Control Panel, insert your index finger through the square hole in the side of the mainframe.
- 5. Pull the Front Control Panel forward and remove the connector from the Front Panel board. Be sure to note the color coding and orientation of P1. (This harmonica connector can be connected backwards.)

#### REINSTALLING THE FRONT CONTROL PANEL

To reinstall the Front Control Panel, perform the following procedure:

- 1. Connect the connectors.
- 2. Insert the right side of the Front Control Panel first. Push the panel in until the spring clips are engaged.
- 3. Replace the left side cover and cover retainers.

## TROUBLESHOOTING

Your Tektronix Service Support Center is best suited to perform repairs on this unit. However, the following general troubleshooting procedures may aid you in tracing a problem to its source.

Before beginning any troubleshooting work, check your warranty or service agreement. To prevent voiding the warranty, all service must be performed by Tektronix, Inc., for the first 90 days following delivery.

## GENERAL

- 1. Check that all cabling is installed properly.
- 2. Verify that the system terminal is operating correctly.
- 3. Check that the Emulator Controller board is in the correct slot (J5 on the Main Interconnect board).

- 4. After shutting off primary power to the system, remove all circuit boards from the Main Interconnect board. Clean each board's edge connector, and replace the boards in the Main Interconnect board.
- 5. Check all power supply levels (these levels are usually accessible at test points on each board).
- 6. If a duplicate set of boards is available, try swapping the boards, one by one, to find the defective board.

## IF THE 8540 WILL NOT BOOT

Make sure that the 8540 operating system ROMs are properly installed in the System ROM board. Then press the 8540 RESTART switch. The operating system should boot from the ROMs into the System RAM (System Memory). The power-up tests for the 8540 must be passed before the operating system can boot. Check the system terminal for a "boot" message. (See Section 12 of this manual for a sample of the boot message.) This message indicates that the unit has passed its power-up diagnostic tests. If no "boot" message is not displayed, the power-up tests have detected a fault; an error code is displayed on the LEDs located on the System Controller board, System RAM board, and Front Panel. A consolidated list of all power-up error codes and ROM-resident error codes is included later in this section. Detailed descriptions of the power-up and ROM-resident error codes are contained in Section 15 and Section 16 of this manual.

## DIAGNOSTIC TROUBLESHOOTING AIDS

Power-up and ROM-resident diagnostics are available in the 8540 to verify system operation and to detect failures in the circuit boards. A consolidated list of power-up and ROM-resident error codes is included here as a handy reference in the event an error code is displayed on the LEDs or system terminal. The error codes are listed as follows:

Power-up The power-up error codes are listed in binary sequence.

For example: 0 0 0 0 1 / 0 0 0 0 0 and 1 1 1 1 1 1 1 1 1 1.

 ${\tt ROM-resident}$  The  ${\tt ROM-resident}$  error codes are listed in hexadecimal sequence.

For example: 01/003A and 02/0004.

## ERROR CODES FOR POWER-UP DIAGNOSTICS

The following paragraphs list the suspected devices and/or symptoms for each power-up error code. These lists are not comprehensive but indicate the general area of concern. Usually only MSI, LSI, and buffer devices are listed. The miscellaneous SSI support logic devices are not listed.

Before attempting to troubleshoot any problem, it is advisable to remove all circuit boards that are not necessary to run the power-up tests. Remove all but these circuit boards: System Controller, System ROM System RAM, Emulator Controller, and one Program Memory board.


## NOTE

The SYNC Port (TP 2 - System Controller board) is pulsed prior to each test.

## Reading the Power-Up Error Codes

Error Codes---Power-Up Test No. 1

A power-up error code consists of two LED displays: the test code is displayed on the System Controller board LEDs and the error code is displayed on the System RAM board LEDs. These displays are shown in this manual, as follows:



Refer to Fig. 15-3 and associated text in Section 15 of this manual for the LED locations and additional information on these error codes.

# | 1 1 1 1 1 1 1 1 1 | System Completely Hung

## Description

The system is completely hung if all LEDs remain on after the power is turned on. One of the first instructions in the Diagnostic ROM is to turn off the LEDs. If the LEDs remain on, the 2650 probably will not operate. Here is a list of some of the probable things to look for.

#### Probable Cause

System Controller Board

- 1. Reseat all boards in Main Interconnect board. Install only necessary boards.
- 2. Verify that all voltages are proper and in tolerance.
- 3. Look at key signals on the System Controller board

TP7 - S CLK - System Clock

TP6 - OPREQ should be moving

TP5 - R/W should be low

TP3 - M/IO should be high

TP8 - MSTR RUN should be low

Pin 16 on U2050 (2650) RESET should be low

At least one of the preceding signals will probably be bad. For help in bringing up the kernel, you can float the 2650 data bus by setting J1051 to pins 1 and 2. This will cause the address lines of the 2650 to increment through the address range.

## Error Codes---Power-Up Test No. 2

1	0	0	0	0	1	/	Ο	0	0	Ο	0	!	2650	CPU	Instruction	Set	Test

## Description

This error code indicates that some instructions have executed, when the diagnostics tried to execute all of the 2650 instructions, something failed. The test will try to loop on running the 2650 CPU test but it will probably hang or get lost. This is an important step because it verifies that most of the kernel is working.

Maintenance--8540 IU Service

#### Probable Cause

System Controller Board

U2050 - 2650 CPU

0 0 0 0 1 / 0 0 1 0 0 | 2650 CPU Memory Access Instruction Failure

## Description

This error code indicates that when trying to execute a STRA, RO 1000 (store RO in memory at location 1000) and a LODA, RO 1000 (load RO from memory at location 1000), an error occurred. A probable cause is the inability to access the System RAM board or a data bus error on the System RAM board. Note that this is the first access to the System RAM board.

## Error Code---Power-Up Test No. 3

O O O 1 O / O O O O Diagnostic ROM Checksum Failure

## Description

This error code indicates that the 2650 can execute all of its instructions. It can also properly address and execute from memory address locations 0000--03FF. The problem is either a bad location(s) in the Diagnostic ROM or the 2650 cannot address the whole ROM correctly (0000--0FFF). The data lines are probably good.

## Probable Cause

System Controller Board

U5030 - Diagnostic ROM

U6050 - Address Buffer A8--A15

U4050 - Address Buffer A8--A15

## Error Codes---Power-Up Test No. 4

00011/00000	Memory Refresh Interrupt Failure
	(No Interrupt)

## Description

This is the first test of the interrupt circuitry. Until now, the 2650's interrupt has been disabled. If no interrupt occurs then the 2650 may be faulty or it may not be getting the interrupt input. One check is to see if the System RAM board is generating the refresh signal (TP 9--System RAM Board---control line REFN). The signal leaves the board on pin number P1-77. (Refer to Section 19 of this manual.) If the interrupt signal is present, the problem is in the System Controller board. If not, the problem is probably in the System RAM board.

#### Probable Cause

System Controller Board

U5100 - Interrupt Priority decoder

U6100 - Interrupt latch

U5200 - Interrupt request to 2650 (INT REQ)

U2050 - 2650 CPU (pin 17)

## System RAM Board

U2040 - Dynamic RAM Controller 8202A


U5130 - Refresh Request F/F

U5140 - Refresh Request F/F

U5150 - Refresh Request F/F

U3180 - Refresh signal buffer to backplane

U4040 - REFN (TP 9)



## Description

This error code indicates that an interrupt other than the one expected was received. Two problems could cause this:

1. If another interrupt is asserted prior to this test (i.e., a stuck interrupt), as soon as the 2650 interrupts are enabled, that interrupt occurs.

2. When the refresh interrupt was generated, it was decoded incorrectly or the vector address was generated incorrectly.

## NOTE

Check the refresh test points to see if an interrupt was generated.

#### Probable Cause

```
System Controller Board
```

```
U5100 - Interrupt Priority decoder
U6100 - Interrupt latch
U2100 - Interrupt buffer (vector address)
U6090 - Interrupt latch
U5090 - Interrupt decoder
U5400 - Interrupt latch
U5500 - Interrupt latch
U6400 - Interrupt latch
```

## Description

This error code indicates that a parity error occurred as soon as the 2650 interrupts were enabled. Since parity is disabled at this time, the likely problem is with the Parity Interrupt line. It is probably stuck in the asserted state on the System RAM board or on the System Controller board.

## Probable Cause


## System RAM Board

```
U5140 - Parity Latch
U3180 - Parity Signal Buffer (PRTY)
U3020 - Parity latch clock
U3150 - Parity latch enable
U4050 - I/O port latch (bit 1)
```

## System Controller Board

```
U6090 - Interrupt Latch
U5090 - Interrupt decode
```

# Error Code---Power-Up Test No. 5



## Description

This error code indicates that the Boot ROM checksum was incorrect.

#### Probable Cause

System Controller Board

U5040 - Boot ROM U1040 - Boot ROM Enable I/O port (EA)

| 0 0 1 0 0 / 0 0 1 0 0 | Boot ROM Checksum Test - Move Data Error

# Description

Since the Boot and Diagnostic ROM occupy the same memory address space, code must be moved from the Diagnostic ROM into RAM above the address 1000 (1010--1055). The program jumps to the code in RAM, deselects the Diagnostic ROM, selects the Boot ROM, and performs a checksum over the Boot ROM. This error indicates that after moving the data, it was incorrect.

#### Probable Cause

The best way to track this error down is to swap the System RAM board with a Program Memory board and run the ROM-Based Diagnostic Memory Tests. See the 8540 Memory Diagnostic Tests in Section 16 of this manual.

## Error Code---Power-Up Test No. 6

0 0 1 0 0 / 0 0 0 0 1 | Parity Interrupt Test - No Interrupt

## Description

This test is similar to the Refresh Interrupt test. It is helpful to determine if the 64K System RAM Board is generating the parity signal. Check TP-10 (PRTY) on the memory board and U3180 pin 6 (P1-63). This is the signal before it leaves the board. From previous tests, we know that the interrupt circuitry partially works because the refresh interrupt was correctly.

## Probable Cause

#### System RAM Board

```
U5140 - Parity latch
```

U3180 - Parity Signal buffer (PRTY)

U3020 - Parity latch clock U3150 - Parity latch enable U4050 - I/O port latch (bit 1)

# System Controller Board

```
U6090 - Interrupt latch
U5090 - Interrupt decode
```

```
______
```

Interrupt Received

## Description

An interrupt was generated but the wrong one was detected.

#### Probable Cause

## System Controller Board

```
U2100 - Interrupt buffer (Vector Address)
```

U5100 - Interrupt Priority decoder

U6100 - Interrupt latch U6090 - Interrupt latch

U5090 - Interrupt latch

## Error Code---Power-Up Test No. 7

```
0 0 1 0 1 / 0 0 0 0 Bank Switch Logic
```

## Description

This error code indicates that each memory bank cannot be selected individually.

#### Probable Cause

System Controller Board

U2040 - Bank Switch I/O Port buffer


U3040 - Bank Switch mux

# System RAM Board

U2040 - Dynamic RAM controller 8202A U5030 - Address buffer (A13 - A15) U2030 - Latch (SEL)

Program Memory Board

U6170 - "CS" chip select U6110 - Support logic U6120 - Support logic



## Description

This error code indicates that each page cannot be individually selected.

#### Probable Cause

#### System RAM Board

U4010 - Page latch

U4020 - Page multiplexer

U5030 - Address buffers A8--A15

U2040 - Dynamic RAM controller 8202A

U4040 - Page I/O port logic

#### Maintenance--8540 IU Service

```
U4030 - Page I/O port logic
U3170 - Page I/O port logic
U3160 - Page I/O port logic
```

# Error Codes---Power-Up Test No. 8

```
0 0 1 1 0 / 0 0 0 0 | System Memory Test - 0000--3FFF
```

#### Description

The first 16K of system memory is tested during this test. The test is in two parts. The first part tests memory locations from 1010--3FFF. The second part moves code from ROM to System RAM and checks memory locations 0000--0FFF. Parity is disabled while testing 0000--0FFF. The easiest way to isolate this failure is to swap System and Program Memory boards and run the ROM-Based Diagnostic Memory Tests. See the 8540 Memory Diagnostic Test in Section 16 of this manual.

#### Probable Cause

#### System RAM Board

```
U1060 to U1140 - RAM chips (0000--3FFF)
U2040 - Dynamic RAM controller 8202A
```

U5050 - Input data buffer

U5100 - Data latch

U5060 - Output data buffer

U5030 - Address buffer (A8--A15)


U5020 - Address buffer (AO--A7)

#### Probable Cause

#### System RAM Board

```
U1060 to U1140 - RAM chips (0000--3FFF)
U2040 - Dynamic RAM controller 8202A
U5050 - Input data buffer
U5100 - Data latch
U5060 - Output data buffer
U5030 - Address buffer (A8--A15)
U5020 - Address ruffer (A0--A7)
U5040 - Parity generator
U5090 - Parity checker
```

U1040 - Parity support logic U4050 - I/O port D2 (bit 2)



#### Probable Cause

The best way to track this error down is to swap the System RAM board with a Program Memory board and run the ROM-Based Diagnostic Memory Tests. See the 8540 Memory Diagnostic Test in Section 16 of this manual.

# Error Code---Power-Up Test No. 9

```
0 0 1 1 1 / 0 0 0 1 0 | DMA (System-to-System) Test Hung
```

# Description

The test hung up while trying to perform a DMA operation.

#### Probable Cause

System Controller Board

U2080 - DMA chip U3090 - Latch U2300 - Latch U2400 - Multiplexer

```
0 0 1 1 1 / 0 0 0 1 1 | DMA (System-to-System) data error
```

# Description

This error indicates that the DMA operation was performed but the data was not moved correctly.

#### Probable Cause

## System Controller Board

U2080 - DMA chip

U2030 - Buffer

U2300 - Latch

U2400 - Multiplexer

U2070 - Data latch

U1090 - Bus driver

_	 															
1	0	0	1	1	1	/	1	1	0	0	1	!	$\mathtt{DMA}$	(System-to-System)	Parity	Error
_	 															

# Description

This error code indicates that a parity interrupt was generated either while setting up for the DMA operation or (more likely) when the data was being checked for correctness.

#### Probable Cause

## System RAM Board

U1060 to U1140 - RAM chips (0000--3FFF)

U2040 - Dynamic RAM controller 8202A

U5050 - Input data buffer

U5100 - Data latch

U5060 - Output data buffer

U5030 - Address buffer (A8--A15)

U5020 - Address buffer (AO--A7)

U5040 - Parity generator

U5090 - Parity checker

U1040 - Parity support logic

U4050 - I/O port D2 (bit 2)

# Error Codes---Power-Up Test No. 10

| 0 0 1 1 1 / 1 1 1 1 1 | System ROM I/O Port Failure

#### Description

The diagnostics were unable to read the data written to I/O port address D8.

#### Probable Cause

System ROM Board

U5090 - Input data buffer

U4090 - Output data buffer

U4110 - Data latch

U4120 - Output data latch

01000/00000 CS80 -- Bad Checksum 01000/00001 CS81 -- Bad Checksum 01000/00010 CS82 -- Bad Checksum 01000/00011 CS83 -- Bad Checksum 01000/00100 CS84 -- Bad Checksum 0 1 0 0 0 / 0 0 1 0 1 CS85 -- Bad Checksum 01000/00110 CS86 -- Bad Checksum 0 1 0 0 0 / 0 0 1 1 1 CS87 -- Bad Checksum 01000/01000 CS88 -- Bad Checksum 01000/01001 CS89 -- Bad Checksum 01000/01010 CS8A -- Bad Checksum 01000/01011 CS8B -- Bad Checksum 01000/01100 CS8C -- Bad Checksum 01000/01101 CS8D -- Bad Checksum 0 1 0 0 0 / 0 1 1 1 0 CS8E -- Bad Checksum 01000/01111 CS8F -- Bad Checksum 01000/10000 CS90 -- Bad Checksum 01000/10001 CS91 -- Bad Checksum 01000/10010 CS92 -- Bad Checksum 01000/10011 CS93 -- Bad Checksum 01000/10100 CS94 -- Bad Checksum 01000/10101 CS95 -- Bad Checksum 01000/10110 CS96 -- Bad Checksum 01000/1011 CS97 -- Bad Checksum 01000/11000 CS98 -- Bad Checksum 0 1 0 0 0 / 1 1 0 0 1 CS99 -- Bad Checksum 01000/11010 CS9A -- Bad Checksum CS9B -- Bad Checksum 01000/11011 01000/11100 CS9C -- Bad Checksum 01000/11101 CS9D -- Bad Checksum 01000/11110 CS9E -- Bad Checksum 01000/11111 CS9F -- Bad Checksum

@

#### Description

This test verifies that each ROM installed in the System ROM board has the correct checksum. The ROMs are checked consecutively from chip select addresses 80--9F. If a bad checksum is detected, the testing stops and the error code of the faulty ROM is displayed on the LEDs. If a ROM is not installed in a socket, the test skips that ROM and checks the next ROM.

## Probable Cause

```
System ROM board (if failure is in EEPROMs CS80 or CS81)
```

U4130 - Output data buffer

U4140 - Data latch

U4160 - Address latch

U4150 - Address latch

System ROM board (if failure is in ROMs CS82--CS9F)

U2090 - ROM select multiplexer

U4080 - ROM select multiplexer

U2100 - ROM select multiplexer

U3090 - ROM select multiplexer

# Error Codes---Power-Up Test No. 11

```
0 1 0 0 1 / x x x x x
                           Program Memory OK--16K
0 1 0 1 0 / x x x x x
                           Program Memory 16K--32K
0 1 0 1 1 / x x x x x
                           Program Memory 32K--48K
0 1 1 0 0 / x x x x x
                           Program Memory 48K--64K
0 1 1 0 1 / x x x x x
                           System Memory 16K--32K
0.1110/xxxxx
                           System Memory 32K--48K
0 1 1 1 1 / x x x x x
                           System Memory 48K--64K
x x x x x / 0 0 0 0 0
                           System/Program Memory - Data Error
x \times x \times x / 1 1 0 0 1
                           System/Program Memory - Parity Error
```

#### Description

These error codes indicate a failure in either the system or program memory boards. The test code (first five digits) indicates which 16K block of memory is failing. The error code (last five digits) indicates if it is a data or parity error. This power-up test is not required to boot the ROM-resident diagnostics. In normal operating mode, the ROM-resident diagnostics are loaded and the first menu of the ROM-resident diagnostics is displayed on the system terminal. You should then run the Memory test. Refer to the 8540 Memory Diagnostic Tests in Section 16 of this manual.

#### NOTE

The error codes will only be displayed on the LEDs if the Loop Mode is set (Mode switch position 4=1); otherwise, the ROM-resident diagnostics will load.

# Error Codes---Power-Up Test No. 12

### Description

These error codes indicate an error in the transfer of a 16K address block from system memory to program memory. This test is not required to boot the ROM-resident diagnostics. In the event of a failure it is recommended that you run the ROM-resident diagnostics, as defined in the Power-Up Test No. 11.

#### Probable Cause

System Controller Board

```
U2400 - CMEM Multiplexer
```

U2300 - Latch

U2080 - DMA chip

U3090 - Latch

U2030 - Buffer

U2070 - Data latch

U1090 - Bus driver

## System RAM Board

```
U1060 to U1140 - RAM chips (0000--3FFF)
```

U2040 - Dynamic RAM controller 8202A

U5050 - Input data buffer

U5100 - Data latch

U5060 - Output data buffer

U5030 - Address buffer (A8--A15)

U5020 - Address buffer (AO--A7)

U5040 - Parity generator

U5090 - Parity checker

U1040 - Parity support logic

U4050 - I/O port D2 (bit 2)

#### ERROR CODES FOR ROM-RESIDENT DIAGNOSTICS

The following paragraphs numerically list all ROM-resident error codes for the basic 8540 unit, along with supporting data. This listing is presented in tables that contain the error codes, supporting data, and suspected boards/devices that relate to the detected failure. These tables are useful as a quick reference to the ROM-resident error codes displayed on the system terminal.

Table 14-1 is an index showing the relationship of the error code, the error code listing, and the location of the error code listing. The error code is divided into two parts: xx/yyyy. The "xx" indicates the test program number. The ""yyyy" indicates a specific failure within the test program.

Table 14-1
Error Code Listing Index

Error Code		Where Listing
Numbers	Consolidated Error Code Listing	is Located
		**********
01/уууу	System Processor and I/O Errors	Table 14-2
02/уууу	Memory and Memory Function Errors	Table 14-3
05/уууу	PROM Programmer Errors	See Note
06/уууу	8085 Emulator Errors	See Note
07/уууу	Z8O Emulator Errors	See Note
08/уууу	6800 Emulator Errors	See Note
09/уууу	8048 Emulator Errors	See Note
ОА/уууу	8080 Emulator Errors	See Note
ОВ/уууу	9900 Emulator Errors	See Note
ос/уууу	1802 Emulator Errors	See Note
ОД/уууу	3870/F8 Emulator Errors	See Note
ОЕ/уууу	6500/1 Emulator Errors	See Note
ОГ/уууу	6801 Emulator Errors	See Note
10/уууу	6809 Emulator Errors	See Note
11/уууу	Trigger Trace Errors	See Note
12/уууу	8086 Emulator Errors	See Note
13/уууу	Z8000 Emulator Errors	See Note
14/уууу	M68000 Emulator Errors	See Note
	I	

#### NOTE

Error code numbers 01/yyyy and 02/yyyy are for the basic 8540 unit and are contained in Tables 14-2 and 14-3. Error code numbers 05/yyyy and higher are for optional equipment associated with the 8540 system. These error codes are defined in the associated Service Manuals for each option.

# System Processor and I/O Errors

The System Processor and I/O Tests verify the correct operation of the 2650A-1 microprocessor (system processor), the three ACIA ports (RS-232-C compatible), and other miscellaneous circuitry on the System Controller board. This test program is divided into 12 test modules. Each test module contains one or more error codes. Table 14-2 lists the error codes and defines the supporting data accompanying each error code. In addition to showing the suspected board(s), Table 14-2 also lists the suspected device(s). The devices with the highest probability of failure are listed first.

Table 14-2
System Processor and I/O Errors

Error Code	Displayed Message and Definition
	INSTRUCTION SET TEST ERRORS
01/0001	LOD Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
!	Looping Test loops on entire test module 1.  SYNC pulse is at start of module 1.  Suspected Device U2050 - 2650A-1 CPU
01 /0002	STR Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 1.  SYNC pulse is at start of module 1.  Suspected Device U2050 - 2650A-1 CPU
01 /0003	ADD Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 2.  SYNC pulse is at start of module 2.  Suspected Device U2050 - 2650A-1 CPU

Table 14-2 (Cont)

Error Code	Displayed Message and Definition
	SUB Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 2.  SYNC pulse is at start of module 2.  Suspected Device U2050 - 2650A-1 CPU
01 /0005	DAR Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 2.  SYNC pulse is at start of module 2.  Suspected Device U2050 - 2650A-1 CPU
01 /0006	AND Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 3.  SYNC pulse is at start of module 3.  Suspected Device U2050 - 2650A-1 CPU
01 /0007	IOR Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 3.  SYNC pulse is at start of module 3.  Suspected Device U2050 - 2650A-1 CPU
01 /0008	EOR Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 3.  SYNC pulse is at start of module 3.  Suspected Device U2050 - 2650A-1 CPU
01/0009	RRL Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 4.  SYNC pulse is at start of module 4.  Suspected Device U2050 - 2650A-1 CPU

	Displayed Message and Definition
O1 /000A	l ·
	Looping Test loops on entire test module 4.  SYNC pulse is at start of module 4.  Suspected Device U2050 - 2650A-1 CPU
01 /000В	COM Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 5.  SYNC pulse is at start of module 5.  Suspected Device U2050 - 2650A-1 CPU
01/0000	Branch Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire branch group of test module 6. SYNC pulse is at start of branch group of module 6. Suspected Device U2050 - 2650A-1 CPU
O1 /000D	Branch To Subroutine Instruction Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire subroutine group of test module 6.  SYNC pulse is at start of subroutine group of module 6.  Suspected Device U2050 - 2650A-1 CPU
01 /000E	Return From Subroutine Instruction (RETC) Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire subroutine group of test module 6.  SYNC pulse is at start of subroutine group of module 6.  Suspected Device U2050 - 2650A-1 CPU

Error Code	Displayed Message and Definition
	Stack Pointer (SPO, SP1, SP2, IN PSW) Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire subroutine group of test module 6.  SYNC pulse is at start of subroutine group of module 6.  Suspected Device U2050 - 2650A-1 CPU
01/0010	Program Status Word and Miscellaneous Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on entire test module 7.  SYNC pulse is at start of test module 7.  Suspected Device U2050 - 2650A-1 CPU
	INTERNAL TIMER TEST ERRORS
01/0013	Processor Speed Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on processor speed section of test module 9.  SYNC pulse is at start of processor speed section of test module 9.  Suspected Devices U6700 - Divide network (1.25 MHz) U5700 - Divide network (2 MHz) U5600 - Divide network U2050 - 2650A-1 CPU (pin 1) 20 MHz Oscillator
01/0014	Interrupted Interval Timer Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD  Looping Test loops on interrupted section of test module 9.  SYNC pulse is at start of interrupted section of module 9.  Suspected Devices U6100 - Latch  U5400 - Latch  U3400 - Latch  U5100 - Encoder  U3030 - Decoder  U1060 - Buffer  U2050 - 2650A-1 CPU (pin 17)

Error Code	Dignleyed Magaga and Definition
Error code	Displayed Message and Definition
01/0015	Non-Interrupted Interval Timer Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on non-interrupted section of test module 9.  SYNC pulse is at start of non-interrupted section of test module 9.
	Suspected Devices U5100 - Encoder U5200 - Support logic U6100 - Latch Latch of failing interrupt vector
	I/O TEST ERRORS
01 /0018	Wrap-Back Error ACIA Remote Communication Port ACTUAL RESPONSE = [value read at ACIA port] CORRECT RESPONSE = [0101 0101 or 1010 1010] PRIMARY SUSPECT = COMM INTERFACE BOARD SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD Looping Test loops on wrap-back test
	of test module 12.  SYNC pulse is at start of wrap-back test of test module 12.
	Suspected Devices Communications Interface Board  U3081 - Divide network  U3080 - Buffer  U1010 - Differential line receiver  U3030 - Decoder  U3020 - Multiplexer  S1060 - Baud rate switch
	Suspected Devices System Controller Board U2600 - ACIA U4700 - Latch U1400 - Buffer U1500 - Buffer U3500 - Buffer U4700 - Latch 2.4 MHz Oscillator

Table 14-2 (Cont)

Error Code	Displayed Message and Definition
01 /001 9	Wrap-Back Error ACIA System Terminal Port  ACTUAL RESPONSE = [value read at ACIA port]  CORRECT RESPONSE = [0101 0101 or 1010 1010]  PRIMARY SUSPECT = COMM INTERFACE BOARD  SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD  Looping Test loops on wrap-back test  of test module 12.  SYNC pulse is at start of wrap-back  test of test module 12.  Suspected Devices Communications Interface Board
	Suspected Devices Communications Interface Board S1090 - Baud rate switch Suspected Devices System Controller Board U2700 - ACIA U3500 - Buffer U1200 - Buffer U1500 - Buffer
O1 /OO1 A	Wrap-Back Error ACIA Auxiliary Port  ACTUAL RESPONSE = [value read at ACIA port]  CORRECT RESPONSE = [0101 0101 or 1010 1010]  PRIMARY SUSPECT = COMM INTERFACE BOARD  SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on wrap-back test of test module 12. SYNC pulse is at start of wrap-back test of test module 12.
	Suspected Devices Communications Interface Board S1080 - Baud rate switch Suspected Devices System Controller Board U2500 - ACIA
	U1400 - Buffer U1500 - Buffer U3600 - Buffer

Error Code	Displayed Message and Definition
01/001B	Baud Rate Error ACIA Remote Communication Port PRIMARY SUSPECT = COMM INTERFACE BOARD SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on wrap-back test of test module 12.  SYNC pulse is at start of wrap-back test of test module 12.
01 /001 c	Baud Rate Error ACIA System Terminal Port PRIMARY SUSPECT = COMM INTERFACE BOARD SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on wrap-back test of test module 12. SYNC pulse is at start of wrap-back test of test module 12.
01 /001 D	Baud Rate Error ACIA Auxiliary Port PRIMARY SUSPECT = COMM INTERFACE BOARD SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on wrap-back test of test module 12. SYNC pulse is at start of wrap-back test of test module 12.

Error Code	Displayed Message and Definition
01/001F	ILLEGAL INTERRUPT # <xx> <xx> = [interrupt that occurred - see list of</xx></xx>
	interrupts below]  PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping No looping occurs and test continues.  No SYNC pulse is generated.  Suspected Devices System Controller Board  U6400 - INT Flip/Flop  U6090 - Interrupt logic  U5090 - Interrupt logic  U2100 - Interrupt logic  U5100 - Interrupt logic
	U4080 - Support logic U1020 - Support logic Interrupt Numbers
	O1 - System Memory error O2 - Write Protect violation O3 - Program Parity error O4 - HSI Interface input O5 - HSI Interface output O6 - Remote Port ACIA O7 - Auxiliary Port ACIA O8 - System Port ACIA O9 - Auxiliary Port ACIA O1 - System Port ACIA O2 - Debug SVC 1 O3 - Debug SVC 1 O4 - HSI Interface output O5 - HSI Interface output O6 - Remote Port ACIA O7 - Auxiliary Port ACIA O7 - Auxiliary Port ACIA O7 - Auxiliary Port ACIA O7 - System Port ACIA O7 - Debug SVC 2 O8 - Breakpoint 1 O9 - Breakpoint 2 O9 - Single Cycle O9 - Single

# Memory and Memory Function Errors

The Memory and Memory Function Tests verify the correct operation of the System Memory board, the Program Memory board, and miscellaneous circuitry on the System Controller board. This test program is divided into 13 test modules. Each test module contains one or more error codes. Table 14-3 lists the error codes and defines the supporting data accompanying each error code. In addition to showing the suspected board(s), Table 14-3 also lists the suspected device(s). The devices with the highest probability of failure are listed first.

# NOTE

The error code displayed when a parity error occurs refers to the test module being run at that time. The error code does not relate to the error codes in Table 14-3. In general, one of the error codes in Table 14-3 will be displayed following a parity error.

Table 14-3
Memory and Memory Function Error Codes

Error Code	Displayed Message and Definition
=========	=======================================
	MEMORY BOARD RAM TEST ERRORS
02/0001	Memory Configuration Error PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD SECONDARY SUSPECT = MEMORY BOARD
	Looping Test loops on entire test module.  SYNC pulse generated each time  test is rerun.
	Suspected Devices System Controller Board U2040 - Buffer U3040 - Multiplexer U3020 - Support logic U3060 - Support logic
	Suspected Devices 32K Memory Board  U6000 - Data bus enable  U6100 - Decode ROM control logic  U7120 - Board enable logic  U4000 - Board enable logic  U7010 - Board enable logic  U6080 - Board enable logic  U6090 - Board enable logic
	NOTE  Two 32K Memory boards with all jumpers in the same positions will cause this test to fail.

Table 14-3 (Cont)

Error Code	Displayed Message and Definition
02/0001 (cont.)	Suspected Devices System RAM Board (jumper J6140 set for program memory) U3010 - Board select logic U3020 - Board select logic U2040 - RAM controller U5120 - Signal Buffer
02/0002	Bank Select Error  ACTUAL DATA = [data read on the 256th read]  CORRECT DATA = [correct data byte]  ADDRESS = [starting address of failed 16K block]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD  SECONDARY SUSPECT = MEMORY BOARD  Looping Test loops on reading the first 256  locations in the failing bank.  SYNC pulse generated each time  test is rerum.  Suspected Devices System Controller Board  U2040 - Buffer  U3040 - Multiplexer  Suspected Devices 32K Memory Board  U6170 - "CS" select  U6110 - Support logic  U6120 - Support logic  Suspected Devices 64K System RAM Board  U2040 - Page logic switch  U4010 - Page logic switch  U4020 - Page logic demultiplexer  U3010 - Page support logic  U3020 - Page support logic  U5030 - Address Buffer (A13A15)  U2030 - Latch (SEL)
	Bank Memory Board Order Tested  OO Program Memory (OK16K) 4  O1 Program Memory (16K32K) 5  O2 Program Memory (32K48K) 6  O3 Program Memory (48K64K) 7  OO Program Memory (64K80K) 8  O1 Program Memory (80K96K) 9  O2 Program Memory (96K112K) 10  O3 Program Memory (112K128K) 11  O4 System Memory (0K16K) (not tested)  O5 System Memory (16K32K) 1  O6 System Memory (32K48K) 2  O7 System Memory (48K64K) 3

Error Code	Displayed Message and Definition
02/0003	Row Select Error  ACTUAL DATA = [data read on the 256th read]  CORRECT DATA = [correct data byte]  ADDRESS = [starting address of failed 4K block]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = MEMORY BOARD
	Looping Test loops on reading the first 256 locations in the failing block starting at the failed address above.  SYNC pulse generated each time
	test is rerun. Suspected Devices 32K Memory Board
	U6170 - "CS" select U6100 - Decode ROM control logic
	Address Buffers  U6010 - A0A3 (0000000F)  U6020 - A4A7 (001000FF)  U6030 - A8A11 (01000FFF)  U6040 - A12A15 (10003FFF)  Data Buffers  U6130 - D0D3 odd addresses  U6140 - D4D7 odd addresses  U6050 - D0D3 even addresses  U6060 - D4D7 even addresses  Suspected Devices 64K System RAM Board  U5030 - Address Buffer (A12)  U2040 - Dynamic RAM Controller
	Uxxxx - Page logic (See error code 02/0002 in this table.)
02/0004	Chip Select Error  ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failing address]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD  SECONDARY SUSPECT = MEMORY BOARD
	Looping Test loops on writing the 4K block then reading up to and including the failing location. That location is then read 256 times.  SYNC pulse is generated each time the test is rerun.

Table 14-3 (Cont)

Error Code   Displayed Message and Definition								
	02/0004   Suspected Devices 32K Memory Board (For 670-6542-XX only) (cont.)							
	Even A	ddress	Odd Ac	idress		a Address	Odd Ac	idress
		Bank l	 No. 00		-   	Bank 1	No. 01	
	1FFE		0001- 1FFF	3FFF	4000	0-   6000-	4001-	6001 <b>-</b>   7FFF
		Bank l	•		-   	Bank l	No. 03	
Bad Bit	9FFE		9FFF	BFFF	DFF	D-   E000- E   FFFE === ======	DFFF	FFFF
0		U3010				10   U1010		
		U3020		-		20   U1020		
		U3030   U3040		-		30   U1030 30   U1040		
		U3040   U3050			• •	50   U1040		-
		U3060				50   U1060		
		l U3070				70   U1070		
7	บ4080	l n3080	บ4160	บ3160	U208	30   U1080	U2160	บ1160
	Write and read buffers even address U6050 - bits 03 U6060 - bits 47 Write and read buffers odd address U6130 - bits 03 U6140 - bits 47							
	1 1	Suspe	ected Dev	vices	64K Syst	em RAM Boar	rd	
	;   		Bank 04	Bank 05	Bank 06	Bank 07		
	ļ			4000-				
	! 	Bit	3FFF 	7FFF  ======		FFFF =====		
		0		บ2060	บ3060		,	
	l	1	บ1070	U2070	บ3070	U4070		
		2	U1080	•	U3080	U4080		
	ĺ	3   4	U1090   U1100		U3090   U3100	U4090   U4100		
	!	5	U1100   U1110	U2100   U2110	U3100   U3110	U4100		
	·	6	U1120	U2110	U3110	บ4120		
	1	7	บ1130		U3130	บ4130		
		Parity	U1140	U2140	l U3140	U4140		
				c RAM Co Data Buf			Output I Data La	Data Buffer tch

Error Code	Displayed Message and Definition
02/0005	Addressing Error  ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failing address]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = MEMORY BOARD
	Looping Test loops by filling the 16K block with background data and then reading (using the Marching algorithm) up to the failing location. The failing location is then read 256 times.  SYNC pulse is generated each time the test is rerun.  Suspected Devices 32K Memory Board Addressing Logic U6010 - A0A3 (0000000F) U6020 - A4A7 (001000FF) U6030 - A8A11 (01000FFF) U6040 - A12A15 (1003FFF)
	NOTE  Multi-bit errors in the incorrect data byte indicate an address problem. Single-bit errors normally indicate an individual RAM chip problem.  Suspected Devices 64K System RAM Board  U2040 - Dynamic RAM Controller  U5030 - Address Buffer (A8A15)  U5020 - Address Buffer (A0A7)  Uxxxx - Page Switch Logic (See error code 02/0002 in this table.)
02/0006	Refresh Error  ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failing address (relative)]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = MEMORY BOARD  Looping Test loops on reading the 16K block  from the beginning up to the failing  location. That location is then read  256 times.  SYNC pulse is generated each time the  test is rerun.

Table 14-3 (Cont)

Error Code	Displayed Message and Definition
02/0006 (cont.)	NOTE  Failure is caused by RAM chip indicated by failing bit and address (see error code 02/0004).  Suspected Devices 64K System RAM Board U2040 - Dynamic RAM Controller
	U4040 - Refresh Generator (REFN)
02/0009	GALTCOL Error  ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failing address]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = MEMORY BOARD
	Looping Test loops the running of the GALTCOL pattern on the failing 4K block.  SYNC pulse is generated each time the test is rerun.  Suspected Devices Failure is caused by RAM chip indicated by failing bit and address (see error code 02/0004).
	DMA TEST ERRORS
02/000A	DMA Static Test Error  ACTUAL DATA = [incorrect data (2 bytes)]  CORRECT DATA = [correct data (2 bytes)]
	Register Under Test
	90 = Channel O Address Register 91 = Channel O TC Register 92 = Channel 1 Address Register 93 = Channel 1 TC Register 94 = Channel 2 Address Register 95 = Channel 2 TC Register
	PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on writing to and reading back from the failing register.  SYNC pulse is generated each time the test is rerun.

Error Code	· · · · · · · · · · · · · · · · · · ·
02/000A (cont.)	Suspected Devices System Controller Board U2080 - DMA device U2030 - Buffer U2090 - Support logic U4090 - Support logic
	DMA Functional Test Errors
02/000B 02/000C 02/000D 02/000E	DMA Error (SystemSystem failure)  DMA Error (SystemProgram failure)  DMA Error (ProgramProgram failure)  DMA Error (ProgramSystem failure)
	ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failed address]
	Failed Address
	02/000B - System Memory (70007FFF) 02/000C - Program Memory (00003FFF) 02/000D - Program Memory (40007FFF) 02/000E - System Memory (40007FFF)
	PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on failing DMA test.  SYNC pulse is generated each time the test is rerun.
	Suspected Devices For Error Code 02/000B  U2080 - DMA device U3090 - Support logic U2300 - Octal F/F U3400 - Support logic U2400 - Multiplexer U4300 - Support logic U2070 - Octal F/F U3100 - Support logic U1090 - Bus driver U4100 - Support logic U5400 - Support logic Suspected Devices For Error Codes 02/000C, 02/000D,
	u2080 - DMA device U2070 - Octal F/F

Error Code	Displayed Message and Definition
	WRITE PROTECT AND MEMORY MAP STATIC TEST ERRORS
02/0010 02/0011	Data Bit Error  Address Error  ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failing address (FEOOFFFF)]  PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping Test loops on either a data or address error. SYNC pulse is generated each time the test is rerun.  Suspected Devices System Controller Board
	Bad Bit FEOOFEFF FFOOFFFF
	DO U6010 - RAM device U5010 - RAM device D2 U6030 - RAM device U6022 - RAM device
	Address Buffers U6050 - A8A15 U6040 - A0A7 U4010 - Address Buffer
!	Data Buffers U1060 - Write Buffer U1030 - Read Buffer
	MEMORY RELOCATION RAM STATIC TEST ERRORS
02/0014 02/0015 02/0016	Data Bit Error  Address Error  Reset Error  ACTUAL DATA = [incorrect data byte]  CORRECT DATA = [correct data byte]  ADDRESS = [indicates failing address, OOOF]  BANK TESTED = [16K bank under test]  PRIMARY SUSPECT = MEMORY BOARD
	Looping Test loops on entire test module.  SYNC pulse is generated each time the test is repeated.

Suspected Devices 32K Memory Board  Error Code - 0014 Error Code - 0015
Error Code - 0014
U7050 - Buffer U7020 - Address Counter U7040 - RAM U7030 - Multiplexer U7040 - RAM
Error Code - 0016
U7060 - Support logic U7070 - Support logic
MEMORY RELOCATION FUNCTIONAL TEST ERRORS
Physical Address = 0000OFFF Physical Address = 10001FFF Physical Address = 20002FFF Physical Address = 30003FFF Physical Address = 40004FFF Physical Address = 50005FFF Physical Address = 60006FFF Physical Address = 70007FFF  ACTUAL DATA = [incorrect data byte] CORRECT DATA = [correct data byte] ADDRESS = [indicates failing bus address] BANK TESTED = [16K bank under test] PRIMARY SUSPECT = MEMORY BOARD  Looping Test loops on entire test module. SYNC pulse is generated each time the test is repeated. Suspected Devices 32K Memory Board U7010 - Address Buffer U7030 - Address Buffer U7030 - Address Buffer U7040 - Support logic U7070 - Support logic U7070 - Support logic U7100 - Support logic U7140 - Support logic U7140 - Support logic U7110 - Support logic
E E E E

Error Code	Displayed Message and Definition
02/001F	ILLEGAL INTERRUPT # <xx></xx>
1	<pre><xx> = [interrupt that occurred - see list of    interrupts below]</xx></pre>
	PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
	Looping No looping occurs and test continues.  No SYNC pulse is generated.  Suspected Devices System Controller Board  U6400 - INT Flip/Flop  U6090 - Interrupt logic  U5090 - Interrupt logic  U2100 - Interrupt logic  U5100 - Interrupt logic  U4080 - Support logic  U1020 - Support logic
	Interrupt Numbers  O1 - System Memory error

Error Code	Displayed Message and De	finition		
02/0022 02/0023 02/0024 02/0025 02/0026	Cannot Erase EEPROM  EEPROM Programming Pulse <12.5 ms  EEPROM Programming Pulse >13 ms  Timeout while Programming EEPROM  RAM INHIBIT not True while Programming EEPROM  PRIMARY SUSPECT = SYSTEM RAM BOARD			
	Looping Test does not	loop.		
	Suspected Devices Syst	em RAM Board		
	Error Code - 0022	Error Code - 0025		
	U4170 - EEPROM #1 (CS80) U4140 - Input data latch U4130 - Output data buffer U4150 - Chip select latch U6190 - Switching regulator	U4190 - Timer counter U6150 - Support logic U5150 - Support logic		
	Error Code - 0023	Error Code - 0026		
	U5170 - Timer counter U4190 - Timer counter Error Code - 0024	U6140 - RAM Inhibit logic U6060 - RAM Inhibit logic U5160 - RAMINH signal buffer		
	U5170 - Timer counter U4190 - Timer counter			
02/0030 02/0031	I/O Port D8 Problem ROM Checksum Problem			
	PRIMARY SUSPECT = SYSTEM	RAM BOARD		
	Looping Test loops on	the whole test module.		
	Suspected Devices Syst	em RAM Board		
	Error Code - 0030	Error Code - 0031		
	U4110 - I/O port latch U4120 - Output data buffer U4090 - Output data buffer U5090 - Input data buffer	U2090 - ROM select multiplexer U4080 - ROM select multiplexer U2100 - ROM select multiplexer U3090 - ROM select multiplexer U4100 - Multiplexer		

Table 14-3 (Cont)

Error Code	Displayed Message and Defi	nition
02/003A 02/003B 02/003C 02/003D	Parity Always Enabled Parity Generator or Checker Pro Parity Always Disabled Parity Address Incorrect	blem
	PRIMARY SUSPECT = SYSTEM RA	M BOARD
	Looping Test loops on en	tire test module.
	Suspected Devices 64K Sy	stem RAM Board
	Error Code - 003A	Error Code - 003B
	U5140 - Parity Latch U4050 - I/O Port D2 Latch U3150 - Parity support logic U3180 - Parity support logic	U1040 - Parity support logic
	Error Code - 003C	Error Code - 003D
	U5140 - Parity Latch U3180 - Parity Error Buffer U3020 - Parity Latch Clock U3150 - Parity Latch Enable U4050 - I/O Port D2 Latch	U5070 - Parity Address Latch (upper address byte) U5080 - Parity Address Latch (lower address byte) U5100 - Data Latch U3160 - I/O Latch Demultiplexer

# Section 15

# POWER-UP DIAGNOSTICS

I	Page
Introduction	15-1
Power-Up Errors Fatal Error Non-Fatal Error	15-2
Mode Switch Switch-Selectable Options Normal Mode CFM Mode	15-3 15-4
Power-Up/Restart Sequence	15-7
Power-Up Tests           Test and Error Codes           LED Displays           Test Codes           Error Codes           Front Panel LED           Power-Up Test No. 1           Power-Up Test No. 2           Power-Up Test No. 3           Power-Up Test No. 4           Power-Up Test No. 5           Power-Up Test No. 6           Power-Up Test No. 7           Power-Up Test No. 8           Power-Up Test No. 9           Power-Up Test No. 10           Power-Up Test No. 11           Power-Up Test No. 12	15-7 15-9 15-9 15-9 15-16 5-17 5-18 5-19 5-21 5-22 5-27
Error Code Listing For Power-Up Diagnostics	5 <b>-</b> 30
Critical Function Monitor  CFM Mode  Normal Mode  Test Mode  CFM User Commands  Command Conventions  CFM Error Codes	5-30 5-30 5-32 5-32 5-32 5-32

# Power-Up---8540 IU Service

DI - DR - EX - GO - WR - How to Isol Limi	Use the CFM	15-35 15-37 15-38 15-41 15-42 15-43 15-43 15-44
	ILLUSTRATIONS	
Fig. No.		_
15-1 15-2 15-3 15-4 15-5 15-6 15-7 15-8	System Memory diagnostic address space.  6-Position DIP switch (two types).  Mode selector switch and power-up LED.  Mode switch decision tree.  8540 power-up/restart sequence.  8540 block diagram.  Mode switch decision tree.  System and program memory allocation.	15-3 15-4 15-5 15-8 15-14 15-31
	TABLES	
Table No.		
15-1 15-2 15-3 15-4	Mode Switch Settings for 8540 Normal Operation	15 <b>-</b> 11 15 <b>-</b> 34

15-ii @

## Section 15

#### POWER-UP DIAGNOSTICS

## INTRODUCTION

This section covers the self-testing (power-up) diagnostics tests that are conducted within the 8540. These tests are performed before the operating system is booted from the ROMs on the System ROM board. The diagnostics are contained in a 32K (4K  $\times$  8) PROM (type 2732) device. The power-up diagnostics provide the following features:

- o Power-up tests are run automatically during power-up or restart conditions. These tests are sequentially executed. verify the circuitry within the 8540 hardware that is required to boot and transfer the operating system from ROMs into the 8540 system memory. If the 8540 fails any power-up test that would prohibit booting, the test is suspended; the power-up diagnostics either branch to the Critical Function Monitor (CFM) routine or loop on the error, depending in the setting of mode selector switch position 4. If the 8540 fails any power-up test that is not required for booting, the test is suspended; the first ROM-resident diagnostic menu is displayed on the system terminal or the test will loop on the error, depending on the setting of mode selector switch position 4. An error code is displayed on the 8540 LEDs: five LEDs on the System Controller board, one LED on the Front Control Panel, and five LEDs on the System RAM board.
- o The Critical Function Monitor (CFM) is a set of test routines and commands used to perform additional tests to determine the probable cause of a power-up failure. A limited set of user commands may be entered from the system terminal. Switch-selectable options also increase the capabilities of the CFM.

Figure 15-1 shows the memory map for the power-up tests and work areas that are required in system memory. Note that the specific address locations of the power-up tests and CFM are not shown within the ROM. When a new version of the ROM is assembled, the various routines could be assigned different locations within the ROM.




Fig. 15-1 System Memory diagnostic address space.

#### POWER-UP ERRORS

Two types of errors can occur while the power-up diagnostics are running: fatal and non-fatal.

#### FATAL ERROR

A fatal error occurs if a fault is encountered that prohibits the ROM-resident diagnostics from running or prevents the operating system from booting. If a fatal error occurs, the test is suspended and the diagnostics branch to the Critical Function Monitor (CFM).

An error code is displayed on the system terminal (if possible) and also on three sets of LEDs: five LEDs on the System Controller board, five LEDs on the System RAM board, and one LED on the Front Panel labeled SELF TEST.

# NON-FATAL ERROR

A non-fatal error occurs if a fault is detected in any part of the system that would <u>not</u> prohibit running the ROM-resident diagnostics. If a non-fatal error occurs, the ROM-resident diagnostics are automatically loaded and the diagnostic menus are displayed on the system terminal.

## MODE SWITCH

During power-up or restart conditions, the 8540 can be configured for several modes of operation, depending on the settings of the mode selector switch. The mode selector switch is a 6-position DIP switch located in the upper center portion of the System Controller board. Figure 15-2 illustrates the two types of DIP switches that may be used. Each switch position can be set to either OFF (OPEN) or ON (CLOSED). Figure 15-3 is a top view of the board, showing the switch position numbers.




Fig. 15-2. 6-Position DIP switch (two types).

#### SWITCH-SELECTABLE OPTIONS

Figure 15-4 is a decision tree, showing various options that are available by changing the mode selector switch positions. The following paragraphs frequently refer to Fig. 15-4. This decision tree has two main branches: normal (boot) branch and CFM (no boot) branch. The positions of the mode switches determine the various options available. Switch position 6 is read first, and then the remaining switches are read in a consecutive descending order. Switch position 6 selects one of the main branches shown in Fig. 15-4.




Fig. 15-3. Mode selector switch and power-up LED.

## Normal Mode

The normal (boot) operating mode is selected when the 8540 is operating normally (no failure indicated during power-up tests) and you want to boot the operating system from the ROMs. When this mode is selected, the following options are available:

- 1. Power-up diagnostics can be run or bypassed.
- 2. If an error is detected during the power-up tests, you can loop on the error, depending on the setting of switch position 4.




Fig. 15-4. Mode switch decision tree.

### NOTE

The Power-Up Diagnostic ROM is used in both the 8540 and 8301 units. Switch position 3 is set to "1" for 8540 installations and to "0" for 8301 installations.

For normal 8540 operation, set the mode switch positions as shown in Table 15-1.

Table 15-1
Mode Switch Settings for 8540 Normal Operation

Switch Position	Switch Setting	Selected Option
		, , , , , , , , , , , , , , , , , , , ,
6	O (ON or CLOSED)	Normal mode (boot)
5	O (ON or CLOSED)	Run power-up tests
4	O (ON or CLOSED)	Branch to CFM on Error
3	1 (OFF or OPEN)	Boot from 8540
2	O (ON or CLOSED)	Switch is not used (reserved)
1	O (ON or CLOSED)	Boot operating system from ROM

### CFM Mode

The CFM operating mode is selected by either of the following methods:

- 1. If a fatal error is detected during normal power-up sequence, an error code is displayed on the LEDs, and the power-up test branches to the CFM. In this mode, the CFM is preconfigured to use the system terminal as the system port with no echo port. This means that the CFM user commands can be entered and displayed on the system terminal.
- 2. When the mode switch position 6 is set to "1" (OFF or OPEN), the full capabilities of the CFM are selected. The CFM user commands can be entered and displayed on a choice of peripherals. This configuration permits the selection of either CFM normal mode, Test Mode 1, or Test Mode 2. Refer to Fig. 15-4.

Additional information on using the CFM operating mode is included later in this section.

# POWER-UP/RESTART SEQUENCE

The power-up/restart sequence is shown in the accompanying flow diagram, Fig. 15-5. The following steps describe this sequence. (Refer also to Fig. 15-4.)

- 1. The boot ROM reads mode switch position 6.
- 2. If switch position 6 is set to "1" (OFF or OPEN), the CFM mode is selected; mode switches 5, 4, 3, 2, and 1 are read to determine the mode of operation and the tests to be performed by the CFM. If switch position 6 is set to "O" (ON or CLOSED), the normal operating mode is selected and switch position 5 is read.
- 3. If switch position 5 is set to "1", the boot ROM is selected; the power-up tests are bypassed, and switch position 3 is read. If switch position 5 is set to "0", the power-up diagnostics are selected and executed. If the power-up tests fail, switch position 4 is read and an error message is displayed on the LEDs. If switch position 4 is set to "1", the power-up tests loop on the error. If switch position 4 is set to "0", the error is then classified as fatal or non-fatal. A fatal error branches to the CFM for further analysis and troubleshooting. A non-fatal error automatically loads the ROM-resident diagnostics, and the diagnostic menus are displayed on the system terminal. If the power-up tests are passed, the boot ROM is selected and mode switch position 3 is read.
- 4. If switch position 3 is set to "1", the 8540 is selected for boot-up operations and switch position 1 is read. If this switch is set to "0", the 8550 is selected for boot-up operations.
- 5. If switch position 1 is set to "1", the 8540 boots in the Local Mode. If this switch is set to "0", the 8540 boots in the Local Mode and executes the STARTUP string.

# POWER-UP TESTS

The twelve power-up tests are sequentially executed unless an error is detected during any of the tests. At that time, the program displays an error code on the LEDs and looks at mode switch position 4. If switch position 4 is set to "1", the test loops on the error. If switch position 4 is set to "0", the error is classified as fatal or non-fatal. Refer to Figures 15-4 and 15-5.

### TEST AND ERROR CODES

There are two types of codes displayed on the LEDs: test codes and error codes. Test codes are displayed on the LEDs at the start of each power-up test. Error codes are displayed on the LEDs when an error is detected during the running of the tests.




Fig. 15-5. 8540 power-up/restart sequence.

# LED Displays

There are three sets of LED displays: (Refer to Fig. 15-4.)

- Five LEDs on the System Controller board for diagnostic test code display.
- Eight LEDs on the System RAM board arranged in two groups:
  - 1. Five LEDs for diagnostic error code display.
  - 2. Three LEDs for showing status of the System RAM board.
- One LED on the Front Panel labeled SELF TEST.

The LEDs on the System Controller and System RAM boards are arranged with the most significant LED on the left as viewed from the component side of the board.

# NOTE

To view the LED displays, you must remove the top cover from the unit. Refer to Section 18 of this manual for directions on removing the top cover.

### Test Codes

Before each power-up test is executed, a test code is sent to the two groups of LED displays. The five LEDs on the System Controller board display the test module number. The five LEDs on the System RAM board are zeroed out. Table 15-2 shows the test codes that are assigned to each power-up test.

### Error Codes

When an error is detected during execution of the power-up tests, the program transfers control to the error routine. This routine displays the error code on the five System RAM board LEDs. Table 15-2 shows the error codes that are assigned to each test code and power-up test.

### Front Panel LED

The LED on the Front Panel remains lit throughout the running of the power-up tests and during the display of an error code. This is the last LED to be turned off, signifying the power-up tests are completed and no error detected.

## NOTE

- 1. Both the test code and error code must be used to identify an error. In general, the error code is displayed before the test is executed. Thus, if a test hangs, the proper error code is displayed on the LEDs.
- 2. When an error occurs, the test code and error code are displayed on the LEDs, the CFM then tries to display the same information on the system terminal. The system terminal displays a dump of the system processor's registers. The test code appears in register RO and the error code appears in register R1. The hexadecimal values of all nine registers are displayed, as follows:

#### RO-XX XX XX XX XX XX XX XX

Where "XX" is the hexadecimal value of each register displayed in successive order, as follows:

RO R1 R2 R3 R4 R5 R6 PSU PSL

Table 15-2
Index of Test Codes and Error Codes

		LED Ind		
Power-Up		(a) Sys Cont	(a) System RAM	
Test No.	Title of Test	Test Codes	Error Codes	Fault
		1 1 1 1 1	1 1 1 1 1	System completely hung
1	Initialization	00000	00000	Hung
2	Instruction Set Test	00001	00000	CPU hung or failed •
		00001	00100	System RAM board problem
3	Diagnostic ROM Checksum Test	00010	00000	Bad checksum
4	Memory Refresh Interrupt Test	00011	00000	Hung waiting for interrupt
		00011	1 1 0 0 0	Wrong interrupt Parity error
5	Boot ROM Checksum Test	00100	00000	Checksum error Move data error
6	   Parity Error   Interrupt Test	00100	00001	No parity error interrupt
	l l l l l l l l l l l l l l l l l l l	00100	11000	Wrong interrupt
7	Bank Switch and Page Switch Tests	00101	00000	Bank error Page error
8	System Memory (OK16K) Test	0 0 1 1 0 0 0 0 1 1 0	00000	Non-parity error Parity error Move data error
9	DMA Test (System-to-System)	0 0 1 1 1 0 0 1 1 1	1 1 0 0 1 0 0 0 0 0 0 1 1	Parity error Hung during DMA Data error

Table 15-2 (cont)

		LED Inc	dicators			
Power-Up	Title of Test	(a) Sys Cont Test Codes	(a) System RAM Error Codes	Fault		
10	System ROM Checksum Test	0 0 1 1 1  0 1 0 0 0	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	I/O Port failure  (b) (80) Bad checksum (81) Bad checksum (82) Bad checksum (83) Bad checksum (84) Bad checksum (85) Bad checksum (86) Bad checksum (87) Bad checksum (88) Bad checksum (88) Bad checksum (88) Bad checksum (88) Bad checksum (8B) Bad checksum (8B) Bad checksum (8C) Bad checksum (8E) Bad checksum (9D) Bad checksum (91) Bad checksum (92) Bad checksum (93) Bad checksum (94) Bad checksum (95) Bad checksum (96) Bad checksum (97) Bad checksum (98) Bad checksum (99) Bad checksum (98) Bad checksum (99) Bad checksum (98) Bad checksum (99) Bad checksum (99) Bad checksum (98) Bad checksum (99) Bad checksum (99) Bad checksum (98) Bad checksum		

Table 15-2 (cont)

		LED Ind		
Power-Up	Title of Test	(a) Sys Cont Test Codes	(a) System RAM Error Codes	Fault
11	System/Program Memory Test	0 1 0 0 1 0 1 0 1 0 0 1 0 1 1 0 1 1 0 0 0 1 1 0 1 0 1 1 1 0 0 1 1 1 1	x x x x x x x x x x x x x x x x x x x	Program OK16K Program 16K32K Program 32K48K Program 48K64K System 16K32K System 32K48K System 48K64K
12	DMA Test (System-to-Program)	1 0 0 0 0 1 0 0 0 0 1 0 0 0 0	1 1 0 0 1 1 1 0 0 1 0 0 0 1 0 0 0 0 1 1	Parity error Parity error Hung during DMA Data Error

- (b) The numbers in parentheses (80--9F) relate to chip select addresses, which are etched on the System ROM board next to each ROM socket.
- (c) Either a data or a parity error code can be displayed for each test code listed for power-up test 11.




Fig. 15-6. 8540 block diagram.

### Test

Initialization

# Function

This test presets the 8540 to ensure that the remaining power-up tests have an initial starting reference.

# Circuit Boards Involved

System Controller, System RAM, and Program Memory. (See Fig. 15-6.)

### Error Code Encountered

Error Code	Fault
00000/00000	Hung

### Description

### Resets and Disables RS-232-C Ports

- 1. The test writes a data byte "03" to each RS-232-C I/O port address (CA, CC, and CE), enabling the master reset in each ACIA.
- 2. The test writes a data byte "15" to each RS-232-C I/O port address (CA, CC, and CE), disabling the transmitter and receiver in each ACIA.

# Disables Interrupts and Clears Registers

3. The test writes a data byte "00" to the following I/O port addresses:

I/O Port Address	Function
98	Disables DMA (DMA mode set register)
E9	Disables HSI and DMA interrupts
EC	Disables interval timer interrupt
F5	Clears extended jump register
<b>F</b> 6	Clears extended address register
$\mathbf{E}\mathbf{A}$	Disables Manufacturing Test Port interrupt

4. The test clears LEDs on the System Controller and System RAM boards. The Front Panel LED remains lit through the running of all power-up tests. It is turned off when the power-up tests are completed and no errors detected.

### Selects and Resets Initial Function

- 5. The test selects the Diagnostic ROM and Bank O2 of system memory (16K--32K). The page switch register is also reset.
- 6. The test sets the extended bank register to "1"s by writing data byte "FF" to I/O port address F4. This selects the first 64K of program memory.
- 7. The test writes data byte "70" to I/O port addresses B8 and B9 for the Program Memory board(s), which does the following:

- a. Resets the memory relocation counters.
- b. Disables the memory relocation circuitry.
- c. Disables the extended bank comparator.

### POWER-UP TEST NO. 2

### Test

Instruction Set Test

# Function

This test functionally verifies the 2650 instruction set by executing a set of tests that determine the data integrity of the registers and the correct execution of the instruction set.

## Circuit Board Involved

System Controller and System RAM. (See Fig. 15-6.)

### Error Code Encountered

Error Code	Fault
00001/00000	CPU hung or failed
00001/00100	System RAM board access problem

### Description

1. A combination of tests are executed containing 2650 instructions. The actual results of these tests are compared to expected or predetermined values. If an error exists, the error code in displayed on the LEDs. If memory access is denied or the data is corrupted, the error code is also displayed.

### Test

Diagnostic ROM Checksum Test

# Function

This test checks the Diagnostic ROM for correctness by using a 16-bit checksum calculation method.

# Circuit Board Involved

System Controller and System RAM. (See Fig. 15-6.)

# Error Code Encountered

Error Code	Fault
00010/00000	Bad checksum

- 1. This test starts at ROM address OFFD. This location is read and a checksum calculated, using a 16-bit checksum calculation method. The address is decremented and the calculations are continued to address 0000.
- 2. The calculated checksum is compared with the stored checksum at locations OFFE and OFFF.
- 3. If an error is detected, an error code is displayed on the LEDs.

POWER-UP TEST NO. 4

## Test

Memory Refresh Interrupt Test

# Function

This test verifies that the memory refresh logic and the system interrupt circuitry is functioning correctly.

# Circuit Boards Involved

System Controller and System RAM. (See Fig. 15-6.)

# Error Codes Encountered

Error Codes	Fault
00011/00000	No interrupt
00011/11000	Wrong interrupt
00011/11001	Parity error

### Description

1. The memory refresh interrupt circuitry is enabled by writing data byte "F9" to I/O port address D2. The test then enters a timing loop, waiting for the refresh interrupt to occur. If a correct interrupt occurs, the refresh interrupt is turned off, cleared by the interrupt handler routine, and the next test started. An error code is displayed on the LEDs if no interrupt occurs, the wrong interrupt occurs, or a parity interrupt occurs.

### Test

Boot ROM Checksum Test

### Function

This test checks the Boot ROM for correctness by using a 16-bit checksum calculation method.

### Circuit Boards Involved

System Controller and System RAM. (See Fig. 15-6.)

### Error Codes Encountered

Error Codes	Fault
00100/0000	Checksum error
	onecksum crior
00100/00100	Move data error
	l

- 1. This test is similar to the Diagnostic ROM Checksum Test, but with some exceptions. In order to read the Boot ROM, the Diagnostic ROM must be disabled. Therefore, the code to perform this test must be moved from the Diagnostic ROM to system memory prior to disabling the Diagnostic ROM.
- 2. The test code is moved from the Diagnostic ROM into RAM at address locations 1010--1055. After it is moved, the data is verified to make sure it was written correctly. If not, a move data error code is displayed on the LEDs.
- 3. The test then jumps to the code in RAM.
- 4. The Diagnostic ROM is disabled and the Boot ROM is selected.
- 5. The 16-bit checksum is performed at each location for addresses O7FD--0000 of the Boot ROM. The calculated checksum is compared to the stored checksum at locations O7FE and O7FF. If an error is detected, an error code is displayed on the LEDs.

6. The Boot ROM is then disabled; the Diagnostic ROM is selected, and the test jumps back to the Diagnostic ROM.

POWER-UP TEST NO. 6

### Test

Parity Error Interrupt Test

### Function

This test verifies that the parity error interrupt circuitry is functioning correctly.

### Circuit Boards Involved

System Controller and System RAM. (See Fig. 15-6.)

### Error Codes Encountered

Error Codes										Fault		
0		 )	1	0	<u> </u>	/	0	0	0	0	1	No parity interrupt
O	`	,	'	Ü	Ü	′	Ü	Ü	Ü		•	l
0	(	)	1	0	0	/	1	1	0	0	0	Wrong interrupt

- 1. The System RAM board parity error interrupt logic is checked by enabling the parity, inverting the parity check, and reading a memory location. When the parity is inverted, a parity error is generated on a subsequent read operation, and the address at which it occurred will be latched. This address is not checked for correctness in this test.
- 2. If no interrupt occurs or if the wrong interrupt occurs, an error code is displayed on the LEDs.
- 3. The parity interrupt is cleared by reading I/O port addresses D2 and D3. This is done as part of the interrupt handler routine.

### Test

Bank Switch and Page Switch Test

# Function

This test verifies that bank switching can be uniquely selected for available system and program memory to 64K. It also verifies that page switching can be accomplished within system memory only (16K--64K).

### Circuit Boards Involved

System Controller, System RAM, and Program Memory. (See Fig. 15-6.)

### Error Codes Encountered

	E	Er	roı	r	Fault						
==:	===	==	===	==:	==:	==:	===	===	===	===	
0	0	1	0	1	/	0	0	0	0	0	Bank error
0	0	1	0	1	/	0	0	0	0	1	Page error

### Description

1. The bank switching is checked first. This test writes data into the first location of each 16K block of program and system memory, as follows:

Bank	Data Written	Memory Location
00 01 02 03 04 05 06 07	11 22 33 44  66 77 88	Program OK16K Program 16K32K Program 32K48K Program 48K64K Not tested System 16K32K System 32K48K System 48K64K

- 2. Each bank is then selected and the first location is read and checked. If the data read is "OO", it is assumed the 16K block is not present and the data is not checked. Only half of the data byte is required to be correct to pass this test. (Example: For bank 03 the data is checked for xxxx 0100 or 0100 xxxx in binary, where "x" represents a "don't-care" value.)
- 3. If neither half byte is correct for the location checked, an error code is displayed on the LEDs.
- 4. The page switching is checked next. The test writes data into the first location of each 8K block of system memory, as follows:

Page	I/O Port Address D2 Data Byte	Data Written	Memory Location
02	40	11	System 16K24K System 24K32K System 32K40K System 40K48K System 48K56K System 56K64K
03	60	22	
04	80	33	
05	AO	44	
06	CO	55	
07	EO	66	

5. Each page is then selected and the first location in each page is read and checked. The data is checked for a correct half byte as in Step 2. If neither half byte is correct for the location checked, an error code is displayed on the LEDs.

POWER-UP TEST NO. 8

# Test

System Memory (OK--16K)

### Function

This test verifies the data integrity of the memory locations  $OK--1\,6K$  in the System RAM board.

# Circuit Boards Involved

System Controller and System RAM. (See Fig. 15-6.)

# Error Codes Encountered

Error Codes	Fault
00110/00000	Non-parity error
00110/11001	Parity error
00110/00100	Move data error

- 1. Since the Diagnostic ROM resides in the first 4K of system memory (0000--0FFF), this test is divided into two parts. The memory locations from 1010--3FFF are checked first. The code from the ROM is then moved into RAM, starting at location 1010. The lower locations from 0000--0FFF are then checked.
- 2. The parity is enabled during this part of the test. Starting at memory location 1010, the test writes the lower address byte into each location up to 4000.
- 3. Each location from 1010--4000 is then read and checked against the low byte of the address.
- 4. Steps 2 and 3 are repeated, using the complement of the lower address byte.
- 5. The test code is moved from the Diagnostic ROM into RAM, starting as location 1010. The code is checked for correctness after it is moved. The parity is disabled for the remainder of the test.
- 6. The test jumps to location 1010 and the Diagnostic ROM is disabled. The tests described in Steps 2, 3, and 4 are performed in memory locations 0000--OFFF.
- 7. The Diagnostic ROM is enabled, and the test jumps back to the ROM.
- 8. If an error is detected during the test, an error code is displayed on the LEDs.

POWER-UP TEST NO. 9

### Test

DMA Test (System-to-System)

# Function

This test verifies that a 4K block of memory can be moved from one part of system memory to another part of system memory.

# Circuit Boards Involved

System Controller and System RAM. (See Fig. 15-6.)

# Error Codes Encountered

0 0 1 1 1 / 1 1 0 0 1   Parity error 0 0 1 1 1 / 0 0 0 1 0   Hung up during DMA 0 0 1 1 1 / 0 0 0 1 1   Data error	Error Codes	¦ Fault
	0 0 1 1 1 / 1 1 0 0 1	Parity error
0 0 1 1 1 / 0 0 0 1 1   Data error	00111/00010	Hung up during DMA
	00111/00011	i   Data error

- 1. This test programs the DMA to transfer a 4K block of system memory from a starting address of 2000 (2000--2FFF) to a starting address of 3000 (3000--3FFF) in system memory.
- The parity is enabled, and a descending count pattern (FF, FE, FD, FC, . . . 00) is loaded into the 4K block of system memory (2000--2FFF).
- 3. The transfer is started and the 4K block of system memory (2000--2FFF) is transferred to 3000--3FFF in system memory.
- 4. The transferred data is checked for correctness.
- 5. If an error is detected, an error code is displayed on the LEDs.

# Test

System ROM Board -- ROM Checksum

# Function

This test checks each ROM device detected on the System ROM board for correctness, using a 16-bit checksum calculation method.

# Circuit Board Involved

System Controller, System ROM, and System RAM. (See Fig. 15-6.)

# Error Codes Encountered

# Error Codes Encountered (cont)

Error Codes	Fault
	Lanto
01000/11010	(9A) Bad checksum
01000/11011	(9B) Bad checksum
01000/11100	(90) Bad checksum
01000/11101	(9D) Bad checksum
01000/11110	(9E) Bad checksum
01000/11111	(9F) Bad checksum

### NOTE

The numbers 80--9F relate to chip select addresses. Figure 3-7 (in Section 3 of this manual) shows the location of each ROM socket. These numbers correspond to the number etched on the System ROM board socket, as follows:

80 = EEPROM1

81 = EEPROM2

82 - -9F = ROMs

- 1. The correct operation of the chip select latch U4110 is verified by writing and reading a bit pattern to/from the latch. The two data bytes D5 and AA are successively written to and read from I/O port address D8.
- 2. Starting with chip select address 80, each ROM is selected and the ROM size is read and stored. A ROM checksum is then calculated, using a 16-bit checksum calculation method. The calculated checksum is compared with the stored checksum. If the checksums match, the next ROM is selected and its checksum calculated. If the checksums do not match, the test terminates and the error code of the failing ROM is displayed on the LEDs.
- 3. When a ROM is selected, if the ROM size is read as FF, it is assumed that no ROM is present and the next ROM is addressed. No error code is displayed if no ROM is installed in a socket.

### Test

System/Program Memory Test

## Function

This test verifies the data integrity of the remaining system and program memory locations to 64K. This test is similar to Power-Up Test No. 8, except that the complement data test is not performed. Since system memory OK--16K was checked during Power-Up Test No. 8, it is not checked during this test.

# NOTE

The circuitry tested in this power-up test is not needed to boot the system. If an error is encountered during this test and the mode selector switch position 4 is set to "O" (do not loop on error), the first ROM-resident diagnostic menu is displayed on the system terminal. You should then run the 8540 Diagnostic Memory Tests. Refer to Section 16 of this manual.

### Circuit Boards Involved

System Controller, System RAM, and Program Memory. (See Fig. 15-6.)

## Error Codes Encountered

	F	cri	201	· (							Fault
0	1	0	0	1				-		X	Program OK16K
0	1	0	1	0	/	x	x	x	x	x	Program 16K32K
0	1	0	1	1	/	x	x	x	x	x	Program 32K48K
0	1	1	0	0	/	x	x	x	x	x	Program 48K64K
0	1	1	0	1	/	x	x	x	x	x	System 16K32K
0	1	1	1	0	/	x	x	x	x	x	System 32K48K
0	1	1	1	1	/	x	x	x	x	x	System 48K64K
x	x	x	x	x	/	0	0	0	0	0	Data error
x	x	x	x	x	/	1	1	0	0	1	Parity error

### NOTE

A separate error code is assigned to each 16K block. There can be a data or parity error displayed for each of the seven error codes.

- 1. Parity is enabled during this entire test. Bank OO, OK--16K in program memory, is addressed first. The test writes the lower address byte into each location in the 16K block. The memory is then read to verify the data at each location.
- 2. The next bank 01, 16K--32K in program memory, is addressed next. The test is the same as in Step 1.
- 3. This procedure is followed for each of the remaining 16K blocks of program and system memory. The order of testing is from the bottom-to-top of program memory and from 16K-to-top of system memory.
- 4. If an error is detected, an error code is displayed on the LEDs and the first ROM-resident diagnostic menu is displayed on the system terminal. (Providing the mode selector switch position 4 is not set for looping.)

### Test

DMA Test (System-to-Program)

### Function

This test verifies that a 16K block of memory can be moved from one part of system memory to another part of program memory.

#### NOTE

The circuitry tested in this power-up test is not needed to boot the system. If an error is encountered during this test and the mode selector switch position 4 is set to "O" (do not loop on error), the first ROM-resident diagnostic menu is displayed on the system terminal. You should then run the 8540 Diagnostic Memory Tests. Refer to Section 16 of this manual.

# Circuit Boards Involved

System Controller, System RAM, and Program Memory. (See Fig. 15-6.)

### Error Codes Encountered

Error Codes								Fault			
1	0	0	0	0	/	1	1	0	0	1	Parity error
1	0	0	0	0	/	0	0	0	1	0	Hung up during DMA
1	0	0	0	0	/	0	0	0	1	1	Data error

- 1. Program Memory is cleared from 0000--3FFF.
- 2. This test programs the DMA to transfer a 16K block of system memory from a starting address of 4000 (4000--7FFF) to a starting address of 0000 (0000--3FFF) in program memory.

- 4. The transfer is started and the 16K block of system memory (4000--7FFF) is transferred to 0000--3FFF in program memory.
- 5. The transferred data in program memory is checked for correctness.
- 6. If an error is detected, an error code is displayed on the LEDs and the first ROM-resident diagnostic menu is displayed on the system terminal. (Providing the mode selector switch position 4 is not set for looping.)

### ERROR CODE LISTING FOR POWER-UP DIAGNOSTICS

A consolidated error code listing is provided in Section 14 of this manual. This listing is provided as a quick reference to the power-up diagnostic error codes and lists the possible causes for the failure.

### CRITICAL FUNCTION MONITOR

The Critical Function Monitor (CFM) provides a limited troubleshooting capability in the event that one of the power-up tests fails and the 8540 cannot boot the operating system from the ROMs. The CFM contains several test routines and a limited set of user commands that may be entered from the system terminal.

The CFM can be accessed by either of two methods: (Refer to Fig. 15-7.)

- 1. Normal access to the CFM is via the mode switch. If mode switch position 6 is set to "1" (OFF or OPEN), the CFM mode is entered. This method utilizes the full capabilities of the CFM.
- 2. The other method is during the power-up tests. If a fatal error is detected during execution of any power-up tests, the CFM mode is entered. This method is limited and only the user command set can be used.

Since the second method of entry into the CFM is preconfigured or fixed, so that only the user command set can be entered from the system terminal, only the first (normal) method of entry to the CFM is discussed in the following paragraphs.

### CFM MODE

The CFM mode is selected when mode switch position 6 is set to "1" (OFF or OPEN). This is the right branch of the mode switch decision tree shown in Fig. 15-7. Mode switch positions 1--5 provide selectable options for reconfiguring the CFM. Mode switch position 5 configures the CFM for either Normal Mode or Test Mode.




Fig. 15-7. Mode switch decision tree.

### Normal Mode

In Normal Mode, a limited set of user commands may be entered from the system port with or without an echo port. (The user commands are defined later in this section.) The system port is determined by mode switch positions 4 and 3. The echo port is determined by mode switch positions 2 and 1.

### Test Mode

Mode switch position 4 selects one of two test mode options: Test Mode 1 or Test Mode 2. Test Mode 1 consists of two data communications tests, pattern and loopback. These two tests provide verification of I/O ports and any devices that may be attached to the 8540. Both tests may be performed on any one of four I/O peripheral ports: system, auxiliary, remote communications, or HSI. The Pattern Test sends an ASCII string to the terminal (selected by mode switch positions 2 and 1). The test is generated continuously until one of the mode switch positions 6, 5, 4, or 3 is changed. Depending on how the Pattern Test is entered, you may need to toggle the RESTART switch to start the ASCII string. The Loopback Test accepts a character entered from a terminal (selected by mode switch positions 2 and 1) and loops it back to the same port.

Test mode 2 permits you to execute one of six power-up tests on an individual basis. The six tests are listed in Chart C of Fig. 15-7. The test is selected by the settings of mode switches 3, 2, and 1.

### CFM USER COMMANDS

The CFM permits you to enter a limited set of user commands from the system port.

### Command Conventions

The CFM command line is preceded by the CFM prompt character, a pound sign ("#"). Each command line consists of a command name or a command name and one or more parameters, followed by a carriage return. The command name and parameters are separated by spaces.

Each command name consists of two alphabetic characters. The parameters are two- or four-character hexadecimal addresses. An optional looping parameter "L" is available with some of the commands. (The commands are described individually later in this section.)

When the looping (L) parameter is included in the command line, the CFM command is executed repeatedly until you press any key on the keyboard. The looping parameter generates a sync pulse for each loop by addressing the Sync I/O port. This pulse may be used to trigger an oscilloscope or logic analyzer.

### NOTE

When the looping parameter is included, the sync pulse is generated by addressing the sync I/O port immediately before the test starts. The sync test point is located near the top center of the System Controller board. Refer to Section 4 of this manual for additional information on the Sync I/O port.

The command name and parameters are defined for each command in a "SYNTAX" block. Command names must be entered as shown. Parameters enclosed in braces "{}" must be included in the command line. Parameters enclosed in brackets "[]" are optional. Braces and brackets are used for syntactical representation only and should not be entered as part of the command line.

### CFM Error Codes

When a command name or parameter is incorrectly entered, an error code is displayed on the next line of the system terminal. The error code is contained in register RO of the system processor's register dump. The register contents are displayed in the following order:

RO R1 R2 R3 R4 R5 R6 PSU PSL

The four error codes are as follows:

Meaning					
Unrecognized command					
Illegal hexadecimal character					
Illegal delimiter					
Illegal I/O port					

# DESCRIPTION OF CFM COMMANDS

Table 15-3 is a list of the CFM user commands. These commands are described individually on the following pages.

Table 15-3 CFM User Commands

Command	Command Title	Function
DI	Dump I/O port	Allows you to examine I/O ports.
DR	Dump registers	Allows you to examine the system processor's registers.
EX	Examine or Deposit	Permits you to examine or modify system/program memory addresses.
GO	Branch to address	Permits execution of user-entered test routines.
WR	Write I/O port	Permits writing to I/O ports.

# DI - Dump I/O Port

Syntax

DI {port address} [L]

#### PARAMETERS

port address

The two-digit hexadecimal address of the I/O port being examined.

L

Causes the DI command to be repeatedly executed until you press any key on the keyboard.

#### REQUIREMENTS

This command permits you to examine the status or data registers for specific I/O port addresses. The system terminal displays the data byte for the specified address. Table 15-4 contains a list of legal I/O port address assignments. If an illegal I/O port address is entered, the error code RO=43 is displayed on the system terminal.

#### **EXAMPLES**

#DI CA CA=OC #

Displays the data byte "OC" associated with I/O port address CA. Returns the CFM prompt character.

```
#DI CE L
CE=02
CE=02
CE=02
CE=02
CE=02
CE=02 <---- Key pressed on keyboard
#</pre>
```

Displays the data byte "02" associated with I/O port address CE. The "L" parameter causes this command to loop (execute repeatedly) until you press a key on the keyboard. Returns the CFM prompt character.

Table 15-4
I/O Ports Used With DI and WR Commands

Port	Read/Write	Function
CA	R/W	Remote Communications Port - ACIA control and status
СВ	R/W	Remote Communications Port - ACIA data
CC	R/W	Auxiliary Port - ACIA control and status
CD	R/W	Auxiliary Port - ACIA data
CE	R/W	System Terminal Port - ACIA control and status
CF	R/W	System Terminal Port - ACIA data
E8	R/W	HSI Communications Port data
E9	R/W	HSI Communications Port control and status
EA	R/W	Manufacturing Test control and status
EB	R/W	Manufacturing Test data
EC	W	Interval Timer Control Port
EC	R	2650A-1 Reset (system processor)
ED	W	LED Write Port
ED	R R	Switch Read Port
EE	W	Bank Switch Port (WR command only)
EF	R R	Sync Test Point Port (DI command only)

# DR - Dump Registers

Syntax	
, and the second	1
DR	
<u> </u>	

#### PARAMETERS

none

### REQUIREMENTS

This command displays the contents of the nine registers in the system processor. The DR command may be included in a user-entered test routine to display the register contents of a specified location (in either system or program memory), during the execution of the test routine.

## EXAMPLE

#DR RO=OD OF OO OO O2 OO A7 65 40 #

Displays the hexadecimal value in each register at time of the dump. The registers are displayed in the following order:

RO R1 R2 R3 R4 R5 R6 PSU PSL

### EX - Examine or Alter Memory Contents

Syntax

EX {address} [L]

#### PARAMETERS

address

The four-digit hexadecimal address of the program or system memory location you want to display or alter. Leading zeros must be included.

L

Causes the EX command to be repeatedly executed until you press any key on the keyboard.

### NOTE

The EX command is normally used to examine system memory in the range 0--32K (0000--7FFF). Program memory can also be examined: first, use the bank switching feature, and then write to I/O port EE with the associated data byte of the desired 16K block of program memory. (Refer to Section 4 of this manual for additional information on bank switching.) Figure 15-8 shows the relationship of the 16K blocks and associated data bytes (I/O port address EE) to the address locations in program memory. The bank switching feature switches the individual 16K blocks of program memory into the system processor's upper 16K address space (16K---32K). Therefore, to examine address 8000 in program memory, the command "WR EE 02" must be entered prior to the command "EX 8000".




Fig. 15-8. System and program memory allocation

### REQUIREMENTS

# Examining Memory

This command displays the contents of a specified memory address on the system terminal. Press the RETURN key to terminate the EX command. If the "L" parameter is included, the specified memory address and its contents are repeatedly displayed until you press any key on the keyboard.

### Successive Examination of Memory

This command may also be used to display the contents of successive memory locations. When only an address parameter is entered (without the "L" parameter), you can display the contents of successive locations by repeatedly pressing the space bar. Press the RETURN key to terminate the EX command.

#### Altering Memory

The EX command also allows you to alter data located at the specified address and at subsequent addresses. To alter the displayed data contents, enter a two-digit hexadecimal data value (do not press the space bar). The entered digits will be displayed; the EX command outputs a space to delimit between the data bytes entered. Press the RETURN key to terminate the EX command.

The EX command may be used to enter user-entered test routines into memory.

You may also use the EX command to enter data continuously into the same or successive addresses. When you enter the "L" parameter, the new data byte is then repeatedly written to the location(s). Press the RETURN key to terminate the EX command.

### **EXAMPLES**

#EX 2FFF 2FFF=03 #

Displays the data byte "03" at address 2FFF. Pressing the RETURN key terminates the command and returns the CFM prompt character.

```
#EX 2FFF
2FFF=03 OF OO O1 5C 29 89
#
```

Displays the data byte at address 2FFF. When the space bar is depressed six times, data is displayed at the next six successive addresses. Pressing the RETURN key terminates the EX command and returns the CFM prompt character.

```
#EX 2FFF
2FFF=03 FF FF FF FF FF FF
#
```

Displays the data byte at address 2FFF. To change the contents of the next seven addresses, enter "FF" seven times without pressing the space bar or RETURN key. Pressing the RETURN key terminates the EX command and returns the CFM prompt character.

```
#EX 2FFF
2FFF=FF 03 L
#
```

Displays the data at address 2FFF. When you enter "03" and "L", and then press the RETURN key, the new data byte "03" will be repeatedly written into the specified address. When you press the RETURN key again, the EX command is terminated and the CFM prompt character is displayed.

15-40

## GO - Branch To Address

Syntax		+
GO {address}	[r]	

#### PARAMETERS

address

The four-digit hexadecimal address where execution of the user-entered test routine is to start. Leading zeros must be entered.

 $\mathbf{L}$ 

Causes the called user routine to continue looping until you press any key on the keyboard (providing the looping routine is called for in the user routine).

### REQUIREMENTS

This command allows you to direct control of the system processor to any location in memory for execution of your user-entered test routines. The GO command is an absolute branch to the specified memory location; therefore, at the end of the user-entered test routine there must be a branch to the start of the CFM or a call to the looping routine. Otherwise, the CFM must be re-entered by toggling the RESTART switch.

#### EXAMPLES

#GO 4000 #

The CFM branches to address 4000 for execution of a user-entered test routine. If the CFM prompt character is not displayed, toggle the RESTART switch.

# WR - Write I/O Port

Syntax

WR {port address} {data byte} [L]

#### PARAMETERS

port address

The two-digit hexadecimal address of an I/O port.

data byte

A two-digit hexadecimal value.

 $\mathbf{L}$ 

Causes the WR command to be repeatedly executed until you press any key on the keyboard.

### REQUIREMENTS

This command permits writing to a legal I/O port address, as listed in Table 15-4. This command is used to modify the contents of control or data registers associated with the specified I/O port address. Nothing is displayed on the system terminal except the CFM prompt character when the WR command has completed execution. When the "L" parameter is included, data is repeatedly written to the I/O port; the prompt character is not displayed until you press a key on the keyboard. If an illegal I/O port address is entered, the error code RO=43 is displayed on the system terminal.

#### EXAMPLES

#WR E9 FF #

The data byte "FF" is written to I/O port address E9. The prompt character indicates that the command has finished executing.

#WR ED FF L

The data byte "FF" is written repeatedly to I/O port address ED until you press a key on the keyboard. The CFM prompt character indicates the completion of execution.

#### HOW TO USE THE CFM

The CFM provides a limited capability for isolating 8540 system failures. However, to execute any of the CFM commands the system terminal must be operational.

# Isolation of Typical Problems

The following paragraphs describe how the CFM may be used to isolate typical failures or problems. This discussion is not intended to be comprehensive, but instead to briefly define how the CFM commands and tests can be used to obtain information regarding various problems.

#### I/O Problems

I/O problems may be isolated in the following ways:

- 1. The CFM commands DI or WR may be used to read from or write to the various I/O ports. The looping "L" parameter may be added to the command line and a logic analyzer triggered from the 8540 sync pulse. The looping feature lets you verify that the 8540 data bus is being changed with the WR command or that it contains the same readout as displayed by the DI command. For specific bit information contained in the associated data byte of each I/O port address, refer to the I/O Port assignments in Section 19 of this manual.
- 2. Set the mode selector switches for Test Mode 1. Refer back to Fig. 15-7. An ASCII pattern or loopback test can be performed on the four I/O ports: system terminal, auxiliary, remote communications, and HSI.
- 3. A user-entered test routine may be used to test I/O port addresses that cannot be entered with the DI and WR commands. Refer to Table 15-4 for a list of the legal I/O ports for the DI and WR commands.

### System Processor Problems

The system processor can be tested for suspected problems by executing the 2650 Instruction Set Test. This test is executed by setting mode switch positions 6, 5, and 4 for Test Mode 2 and switch positions 3, 2, and 1 for 2650 CPU test. (Refer back to Fig. 15-7.)

### System Memory Problems

System memory problems may be isolated in the following ways:

1. Set the mode switch to execute the System Memory Test in Test Mode 2. (Refer back to Fig. 15-7 for mode switch settings.)

2. The CFM command EX may be used to read and write to suspected bad memory locations. The EX command many also be used with the looping (L) option in the command line. An oscilloscope or logic analyzer can be triggered by the 8540 sync pulse.

## Limitations in the Use of CFM Commands

When using the CFM commands, observe the following limitations:

- 1. If you are using the switchable I/O port features in "Normal Mode", when you select the same port for "system" port and "echo" port, each character is displayed twice on the terminal.
- 2. The CFM command DR is best used from a user-entered test routine. The DR command may be executed whenever the CFM prompt character appears. However, the displayed register contents will always be the same.
- 3. The CFM tests require locations 1000--10A8 as a workspace in system memory. If this workspace is disturbed by user-entered routines or other causes, the results are unpredictable.

## User-Entered Test Routines

User-entered test routines can be used to isolate other problems or failures. This technique requires considerable knowledge of the 2650A-1 instruction set and programming capabilities.

User-entered test routines are entered in system memory with the CFM command EX. The EX command may also be used to examine memory locations to verify that the entered test routine is correct. The CFM commands GO and DR, with the looping option (L), may be used in conjunction with the user-entered test routine. The starting addresses for these routines are as follows:

- Looping routine = OD99
- DR command routine = OBA5
- Mode select module (start of CFM) = ODDE

The looping routine, in conjunction with a user-entered test routine, will continually loop the test routine until you press any key on the keyboard. The DR command routine will dump the system processor's registers. This routine can be called at any time in your test routine. The mode select module returns your test routine to the start of the CFM. This routine should be called last in your user-entered test routine. If the looping routine is used, you do not need to use the mode select module.

# User-Entered Test Routine Examples

Table 15-4 lists the legal I/O port addresses that can be written to or read from with the CFM commands WR and DI, respectively. A user-entered routine can be used to write to or read from any port address in the 8540. Here are three examples of test routines that address I/O ports.

Example 1. Write To I/O Port FCDispla	v Data	Byte
---------------------------------------	--------	------

0457 D4FC	LODI,RO WRTE,RO	057H OFCH	;load data byte 57 in RO;write data byte to I/O;address FC
3FOBA5	BSTA, UN		; branch to display registers ; routine
1FODDE	BCTA, UN		return to start of CFM

Example 2. Read and Display Data Byte From I/O Port C7

54C7	REDE., RO	OC 7H	;read data byte at I/O ;address C7
3FOBA5	BSTA, UN		; branch to display registers; routine
1 FODDE	BCTA, UN		;return to start of CFM

Example 3. Repeatedly Write To I/O Port C2---Display Data Byte

04B8	LODI,RO	OB8H	;load data byte B8 in RO
D4C2	WRTE, RO	OCEH	;write data byte to I/O
			;address C2
3FOBA5	BSTA, UN		; branch to display registers
			;routine
1FOD99	BCTA, UN		; branch to looping routine

The test routines used in these examples may be used for other I/O port addresses by substituting data bytes or I/O port addresses. Example 3 contains the looping routine. The data byte B8 will be continually written to I/O port address C2 until you press any key on the keyboard.

## NOTE

Most of I/O port addresses contain separate write and read registers. Therefore, you cannot read the port to verify that the correct data was written to the port. However, the DMA registers have a read/write capability (I/O ports addresses 90--97). But, you must write and read the specified DMA port twice, because the low and high bytes of the 16-bit registers are loaded or read consecutively.

### Entering Test Routines

The test routine is entered into system memory with the EX command. The CFM must be in the normal mode of operation. To enter Example 1 (Write to I/O Port FC), use the following commands. (Be sure the test routine is entered above the workspace in RAM.)

```
#EX 2000
2000=95 04 57 D4 FC 3F OB A5 1F OD DE
#
```

When the RETURN key is pressed, address 2000 contains the data byte 95. (The data byte may vary with each examination.) The ten data bytes contained in Example 1 are then entered from the terminal. Pressing the RETURN key terminates the EX command and returns the CFM prompt character. The test routine can now be executed with the GO command, as follows:

```
#GO 2000
RO=57 30 30 00 03 02 A7 62 40
#
```

The GO command executes the test routine at address 2000, when the RETURN key is pressed. When the routine is executed, the system processor's registers are dumped immediately after the data byte is written to the I/O port. Register RO contains the value of the data byte (57) written to I/O port FC. The values displayed in the other registers may vary. If the looping routine (1FOD99) is substituted for the last instruction (1FODDE), the test routine is then executed as follows:

#GO 2000 L

15-46

When the RETURN key is pressed, the register dump will be repeatedly displayed until you press any key on the keyboard.

@

# Section 16

# ROM-RESIDENT DIAGNOSTICS

	Page
Introduction	16-1
Diagnostic System Overview	16-1
How To Use The ROM-Resident Diagnostics Purpose of the Diagnostic System  How to Run the Diagnostic Tests What to do if an Error is Detected Reading the Diagnostic Failure Message Error Code	16-2 16-2 16-3 16-3
Supporting Data	16-4
Diagnostic Executive Overview of Executive Menu Displays	
Menu Displays Run Mode Menu Automatic Mode Automatic Mode Menu Automatic System Verification Run All Tests Continually Run Specified Tests Display Option Program Menu Option and Sub-Option Menus Error Loop Control Menu Test Running Error Code Display	16-7 16-9 16-9 16-10 16-10 16-10 16-12 16-12 16-13 16-14
Diagnostic Test Programs	16–14
System Processor and I/O Test Programs  Overview of Test Programs  Test Options  Option 0 Run All Tests  Option 1 Instruction Set Test  Option 2 Interval Timer Test  Option 3 I/O Tests	16-15 16-17 16-17 16-18 16-18
Instruction Set Mest (01/00010010)	16-21

# ROM-Resident Diagnostics---8540 IU Service

	Page
<u>Interval Timer Test (01/00130015)</u>	16-24
<u>I/O Tests (01/0018001D)</u>	16 <b>-</b> 25
Memory and Memory Functions Test Programs  Overview of Test Programs  Test Options  Option 0 Run All Tests  Option 1 Memory Board RAM Test  Option 2 DMA Tests  Option 3 Write Protect and Memory Maps Static Test  Option 4 Memory Relocation Static Test  Option 5 Memory Relocation Functional Test  Option 6 System ROM Tests	16-27 16-28 16-29 16-30 16-32 16-33 16-33
Memory Board RAM Test  Memory Configuration (02/0001)  Bank Select Test (02/0002)  Row Select Test (02/0003)  Parity Logic Test (02/003A003D)  Chip Select Test (02/0004)  Addressing Test (02/0005)  Refresh Test (02/0006)  Pattern Sensitivity Test (GALTCOL) (02/0009)	16-37 16-40 16-42 16-43 16-45 16-47 16-48
DMA Tests	16-52
Write Protect and Memory Map Static Test  Data Byte Test (02/0010)	16-57
Memory Relocation Tests	16-61
System ROM Board Tests	16-67 16-67 16-69
Consolidated Error Code Listing	16-70

# ROM-Resident Diagnostics---8540 IU Service

# ILLUSTRATIONS

Fig. No.		Po a o
16-1 16-2 16-3 16-4 16-5	Memory allocation of diagnostic programs	. 16 <b>-</b> 8 16 <b>-</b> 36
16-6 16-7	(Write Protect and Memory Map Static Tests)	
, ,	during memory relocation	16-65
	TABLES	
Table No.		
16-1 16-2 16-3 16-4 16-5 16-6 16-7 16-8 16-9 16-10 16-11	Diagnostic Test Programs and Priorities	16-16 16-19 16-22 16-23 16-25 16-26 16-27 16-28 16-41
16-12 16-13 16-14 16-15 16-16	DMA Error Code and Transfer Address  Memory Relocation Static Test Address and Reset Error Code  Example of Data Written to the Relocation RAM  Error Codes for Memory Relocation Function Test  System ROM Programming Errors	16-56 16-63 16-64 16-67

# Section 16

# ROM-RESIDENT DIAGNOSTICS

## INTRODUCTION

This section describes the ROM-resident diagnostic test programs that are contained in ROMs on the System ROM board. These diagnostic test programs provide an easy way of performing 8540 verification and board-level fault isolation. The test programs are executed by user-entered responses to menu displays on the system terminal.

The ROM-resident diagnostic tests are entirely separate from the power-up diagnostic tests discussed in Section 15 of this manual. However, the ROM-resident diagnostics are dependent on the results of the power-up diagnostics.

This section presents an overall view of the diagnostic system, explains the menu displays, and contains a detailed explanation of each diagnostic test program. The error codes for each test are included in the discussion of that test. Section 14 of this manual contains a consolidated error code listing of all power-up and ROM-resident error codes.

## DIAGNOSTIC SYSTEM OVERVIEW

Before the 8540 diagnostic test programs can be loaded, the 8540 power-up diagnostic tests must be passed. If any power-up test fails, the power-up diagnostics branch to alternate modes, as follows:

- 1. If a fatal error is detected by the power-up diagnostics, the diagnostics branch to the Critical Function Monitor (CFM) and display an error code on the LEDs. User-entered commands may be entered from the system terminal, as described in Section 15 of this manual.
- 2. If a non-fatal error is detected by the power-up diagnostics, the ROM-resident diagnostics are automatically loaded and the diagnostic menus are displayed on the system terminal.

## HOW TO USE THE ROM-RESIDENT DIAGNOSTICS

## PURPOSE OF THE DIAGNOSTIC SYSTEM

The goal of the 8540 ROM-resident diagnostic system is to provide an easy-to-use tool that will:

- verify that the 8540 system is operating correctly.
- detect failures in the 8540 system.
- display diagnostic error codes and supporting data when a failure is detected.
- designate a primary and (in some instances) secondary suspected failing circuit board(s).

The diagnostics are designed with a friendly user interface consisting of menu formats. It is not necessary for the user to have a technical knowledge of the circuitry within the 8540 to obtain an overall system verification with the diagnostic tests. A consolidated listing of all error codes for the basic 8540 unit is provided in Section 14 of this manual.

### HOW TO RUN THE DIAGNOSTIC TESTS

The Functional Check Procedures listed in Section 12 of this manual describe a step-by-step procedure that takes you through the execution of the power-up sequence and the system verification tests. Upon completion of the verification tests, a message is displayed on the system terminal, stating that the 8540 system has either passed or failed the verification tests. Refer to Section 12 of this manual for additional information on the system verification tests.

### WHAT TO DO IF AN ERROR IS DETECTED

If the SYSTEM VERIFICATION FAILED message is displayed, the diagnostics found a fault in the 8540 unit or in one of the options installed.

When a failure is detected during the running of any test in the Automatic Mode, the following steps occur:

- An error code and supporting data is displayed.
- The test program is terminated.
- The next test program is loaded and executed.

Several error codes may be displayed before the SYSTEM VERIFICATION FAILED message is displayed. It is advisable to correct the first failure and

disregard the subsequent error code displays. The test programs are designed and sequenced such that each test assumes the preceding tests were passed. Therefore, subsequent error messages may or may not be valid. After the first failure is corrected, run the diagnostic tests again to determine if the secondary failures still occur.

It is recommended that the Select Mode be used to run specific tests on the first detected failure. If the failure is still detected, the supporting data displayed with the error code will specify a circuit board as the "Primary Suspect". On certain failures, a "Secondary Suspect" is also displayed. Replacing the circuit board and running the "Automatic System Verification" tests again should clear the "Diagnostic Failure" display (unless a multiple failure exists).

### READING THE DIAGNOSTIC FAILURE MESSAGE

When a failure is detected during the running of any diagnostic test, a DIAGNOSTIC FAILURE message is displayed on the system terminal. The message consists of an error code number and supporting data. An example of a diagnostic failure message follows:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = 02/0004

ACTUAL DATA = 0000 0001 CORRECT DATA = 0000 0011 ADDRESS = 00 4000 BANK TESTED = 01

PRIMARY SUSPECT = MEMORY BOARD

A consolidated listing of all Diagnostic Failure messages (for the basic 8540) is included in Section 14 of this manual. That listing is in numerical order by error code, and provides a complete breakdown of each error message and (where possible) a suspected device or group of devices that could cause the failure detected by the diagnostic test.

### Error Code

The error code is divided into two parts: xx/yyyy. The "xx" indicates the test program number. The "yyyy" indicates a specific failure within the test program. In the preceding example, the error code (02/0004) is read as follows:

02 = Memory and Memory Functions Test

0004 = Chip Select Error

# Supporting Data

The amount of supporting data varies with each error message. The supporting data will always consist of a primary suspected circuit board and (in some failures) a secondary suspect also. The amount of data displayed is dependent on the detected failure. From this information, it is sometimes possible to narrow the failure down to a single or several device(s). In the preceding failure message example, by comparing the actual data to the correct data, it can be determined that bit 1 is in error. The bank under test is "01", which is the 16K-32K bank (00 4000--00 7FFF) of Program Memory. Address 00 4000 is the failing address, which is an even address.

This information is then entered into the tables associated with the error code; see the consolidated listings in Section 14 of this manual. From these tables, we can determine that the suspected devices are either U2020 (RAM) or U6050 (read/write buffer) of the OK-32K Program Memory board.

### NOTE

Note that the address in this example contains six digits. The Memory diagnostics are capable of testing up to 64K of system memory and up to 256K of program memory anywhere within the 16M-byte address space. Therefore, the failing hexadecimal address is displayed within the following address ranges:

System Memory---Bank Nos. 04, 05, 06, and 07

OK --64K OO OOOO--OO FFFF

Program Memory---Bank Nos. 00, 01, 02, and 03

OK -- 256K OO OOOO -- FF FFFF

Whenever a four-digit hexadecimal address is used within this manual, the address is assumed to be between OK and 64K.

### GENERAL TROUBLESHOOTING COMMENTS

When the above procedures are followed and it is determined that a certain circuit board is suspected of being faulty, perform the following steps before replacing the circuit board.

- 1. Remove the suspected board. (For procedures on the removal of circuit boards, refer to Section 18 of this manual.)
- 2. Verify that all jumpers are installed correctly. (Refer to Section 3 of this manual for correct jumper positions.)
- Make sure that all socketed devices are seated properly in their sockets.

16-4

- 4. Clean the board edge connectors.
- 5. Re-insert the board and run the diagnostic tests again.

## NOTE

If possible, install the board in another slot in the 8540 Main Interconnect board. (Remember, do not install system boards in the program section, or vice versa. The Emulator Controller board must remain in position: J5.)

If the above checks have not corrected the failure, replace the board and run the Automatic System Verification tests on the replaced board.

Two types of failures are difficult to diagnose: unstable failures and intermittent failures. An unstable failure is one that fails frequently but fails differently each time. An intermittent failure is one that fails periodically but generally the same error code is displayed.

The most common causes for an unstable failure are voltage problems and contact problems. Check to ensure that the voltages are properly set. (Refer to Sections 11 and 14 of this manual.) Then clean all board contacts and check that all socketed devices are seated properly.

Intermittent failures can be caused by heat-sensitive devices, pattern sensitivity problems, or noise problems. Running the tests continuously over an extended period will help to isolate and identify this type of failure. If it is difficult to determine a certain area within the 8540 where the failure occurs, the Automatic Mode --- Run Specified Test (Continually) may be selected to run several or all of the tests continuously without user interaction. If tests are run overnight or the 8540 is left unattended, it is advisable to output the error messages on a printer (connected to the 8540's AUXILIARY port). If a certain area or board is suspected of having an intermittent problem, the Select Mode allows you to select Option O -- Run All Tests. This provides the most exhaustive exercise for the suspected board.

### ERROR CODE LISTING

A numerical listing by error code number of all error codes for the basic 8540 unit are contained in Section 14 of this manual. The error code tables in Section 14 contain the error codes, supporting data, and suspected boards/devices that relate to the detected failure. When an error code is displayed on the system terminal, refer to these tables for a brief description of the failure. If you need a more detailed explanation of the test or failure, refer to the description of the test, latter in this section.

# DIAGNOSTIC EXECUTIVE

The Diagnostic Executive (EXEC) program is the heart of the diagnostic system. The EXEC program can be thought of as a simplified operating system. When loaded in 8540 system memory, the EXEC program occupies address locations 0000--1FFF (8K). The diagnostic test programs occupy locations 2100--3FFF (<8K); if needed, the larger test programs may also occupy locations 4000--7FFF (16K). When a test program contains only 2650A-1 code, the test program is contained wholly within the 8540 system memory. test program contains code associated with an emulator as well as 2650A-1 code, the program is loaded into system memory and the test program calls a DMA move routine (from the EXEC) to move the emulator code to the 8540 program memory. Figure 16-1 shows the allocation of the various diagnostic programs in system memory. The EXEC Link Area (located at 2000--20FF) is used as a communications area for passing data between the test program and The Diagnostic EXEC program contains the frequently used utility routines. In addition, the EXEC program handles the following functions:

- user I/O
- test program loading
- error handling
- looping control
- test program sequence
- menu displays




Fig. 16-1. Memory allocation of diagnostic programs.

## OVERVIEW OF EXECUTIVE MENU DISPLAYS


When the EXEC program is loaded into system memory, all interaction between the diagnostic system and the user is through the various menus displayed on the system terminal. Figure 16-2 is an overview of the menu displays executed by the EXEC program.

### MENU DISPLAYS

As each menu is displayed, one or more statements are included that require some response from the user. To select the default item on any menu, simply press the RETURN or <CR> key. If you select any other item on the menu, you must also press the RETURN key. Use Fig. 16-2 as a guide, as you proceed through the following discussion on menus.

### RUN MODE MENU

The Run Mode Menu is the first menu to be displayed when the ROM-resident diagnostics are invoked. Display 16-1 shows the menu format as displayed on the system terminal.



Display 16-1.

@




Fig. 16-2. Overview of Executive Menu displays.

# Automatic Mode

This mode is selected by entering either <CR> or 1<CR>. When this mode is selected, the terminal displays the Automatic Mode Menu. The Automatic Mode is used to verify that the 8550 system is operational. This mode requires minimum user interaction.

### Select Mode

This mode is selected by entering 2 CR>, which replaces this menu with the Program Menu. The Select Mode is used when you want to individually run the various diagnostic test programs. Select Mode provides extensive error resolution capability. This mode is generally used after a failure is detected in Automatic Mode, or if an intermittent problem is suspected in a certain function or circuit board.

### AUTOMATIC MODE MENU

Display 16-2 shows the Automatic Mode Menu. This menu allows you to continue in the Automatic Mode. You can either execute each of the tests once, or execute all of the tests continually. You can also select specific tests to be run. If you select either item 1 or 2 from the Automatic Mode Menu, the Display Option Menu is displayed. If you select item 3, the Program Menu is displayed.

# Automatic System Verification

This item executes each Automatic Mode test once. The Automatic Mode tests are referred to as the AUTOMATIC SYSTEM VERIFICATION Tests.

#### AUTOMATIC MODE MENU

- 1 AUTOMATIC SYSTEM VERIFICATION \*\*\*\*\* Default \*\*\*\*\*
- 2 RUN ALL TESTS CONTINUALLY
- 3 RUN SPECIFIED TESTS

Type mode:

Display 16-2.

------

# Run All Tests Continually

This item provides continuous execution of all Automatic Mode tests. This selection is useful for detecting intermittent errors: the diagnostic testing may continue for several hours with no interaction between the diagnostic test program and the user.

# Run Specified Tests

This item calls the Program Menu, which permits you to select individual tests before the Display Option menu is displayed. The specified tests are run continuously.

### DISPLAY OPTION

The Display Option menu is shown in Display 16-3. This menu is displayed after item 1 or 2 from the Automatic Mode Menu is selected, or after the Program Menu display, if item 3 from the Automatic Mode Menu is selected. This menu lets you specify where the messages from the diagnostic tests are displayed. The items in this menu are self-explanatory.

# NOTE

The printer must be connected to the 8540 AUXILIARY port.

#### DISPLAY OPTION

- 1 TERMINAL
- 2 TERMINAL + 8540 PRINTER
- 3 NO DISPLAY

Type display:

Display 16-3.

### PROGRAM MENU

This menu is called in one of two ways:

• When operating in the Automatic Mode, by item 3 (Run Specified Tests) from the Automatic Mode Menu. (Refer back to Display 16-2.)

\*\*\*\*\* Default \*\*\*\*

• When operating in the Select Mode, by item 2 (Select Mode) from the Run Mode Menu. (Refer back to Display 16-1.)

The specified tests and the menu display are the same, regardless of how this menu is called. However, different functions are performed as described in the following paragraphs:

- Program Menu (Automatic Mode) --- This menu permits you to specify one or more tests that are executed continuously. If more than one test is entered, the tests are executed in the same order as they are entered. However, the order of the tests on the menu is the recommended order of execution. No user interaction is required when these tests are running.
- Program Menu (Select Mode) --- This menu permits you to specify one test at a time to be executed. The tests selected from this menu are sometimes more exhaustive than the tests executed in the Automatic Mode. Each test selected from this menu has an option menu (and sometimes a sub-option menu) that is displayed after the test is selected. These option and sub-option menus require some user interaction while the test is executing.

The Program Menu display shown in Display 16-4 will always contain the first two tests in the order shown. The tests for optional equipment are listed as test numbers starting at 3. These tests include TTA, PROM Programmer, and various emulators.

### NOTE

In Automatic Mode, the Executive will try to execute diagnostic tests for every option installed (option ROMs installed in the System ROM board). Thus, if you replace an existing Emulator board(s) with another Emulator type, you must also replace the Diagnostic ROM(s) in the System ROM board. The Program Menu will imform you of which optional ROMs are installed in the System ROM board.

### PROGRAM MENU

\_\_\_\_\_

- 1 SYSTEM PROCESSOR AND I/O
- 2 MEMORY AND MEMORY FUNCTIONS
- 3 (8540 Option)
- 4 (8540 Option)
- 5 (8540 Option)
- 6 (8540 Option)

Type program:

-----

\*\*\*\*\* Default \*\*\*\*

Display 16-4.

In Automatic Mode, after you select a test program from the Program Menu, the Display Option Menu is displayed. Refer back to Display 16-3. In Select Mode, after you select a test program, an option menu is displayed. The following paragraphs describe option menus.

#### OPTION AND SUB-OPTION MENUS

After you select a test program from the Program Menu in Select Mode, an option menu is displayed. The menu is specific to the program that you select. Some option menus also have one or more sub-option menus. The option and sub-option menus further control how the test programs are conducted. Some selections listed in the option and sub-option menus require user interaction. Other selections execute the test program with no user interaction. Since the option and sub-option menus are closely associated with the detailed description of the test programs, they are presented as follows: (Refer to Display 16-4.)

- Program Menu Items 1 and 2 --- These test programs are part of the basic 8540 configuration. The option and sub-option menu formats are discussed in this section under the detailed description of the associated diagnostic test programs.
- Program Menu Items 3--6 --- These test programs are for optional equipment to the 8540. The option and sub-option menu formats are contained in the applicable service manual for the optional equipment.

#### ERROR LOOP CONTROL MENU

In Select Mode, after the option and sub-option menus are selected, and all statements or questions answered, an Error Loop Control Menu is displayed. (Refer back to Fig. 16-2.) This menu allows you to select looping options if an error is detected during the running of a test program. Display 16-5 shows the format of this menu. The items on this menu are defined as follows:

- 1. LOOP ON ERROR / CONTINUE IF PASS --- If this option is selected, the diagnostics will run until an error is detected. At that time, the test will loop. That is, the particular test that detected the error will be executed over and over again. If the error is not detected during a pass, looping will stop and the diagnostics will continue to the next test. Looping may be halted by pressing the ESC key (return to the Program Menu) or by pressing the BREAK key (return to the Run Mode Menu).
- 2. LOOP ON ERROR UNTIL RESET --- If this looping option is selected, the diagnostic program loops on any detected error until the ESC or BREAK key is pressed.
- 3. DO NOT LOOP ON ERROR -- CONTINUE --- If this option is selected, the

diagnostics will continue running even if an error is detected. This is the no-loop option.

After the error loop control selection is made, the Dispaly Option Menu shown in Display 16-5 (same as that shown in Display 16-3) is displayed on the system terminal. This menu lets you specify where the messages from the diagnostic tests are displayed.

ERROR LOOP CONTROL MENU

1 - LOOP ON ERROR / CONTINUE IF PASS \*\*\*\*\* Default \*\*\*\*\*

2 - LOOP ON ERROR UNTIL RESET

3 - DO NOT LOOP ON ERROR - CONTINUE

Type Loop Control:

DISPLAY OPTION

1 - TERMINAL \*\*\*\*\* Default \*\*\*\*\*

2 - TERMINAL + 8540 PRINTER

3 - NO DISPLAY

Type display:

Display 16-5.

### TEST RUNNING

After you have selected the Display Option, the test program with all selected options and sub-options is executed. The option number and an indication that the test is running is displayed on the system terminal, as follows:

| OPTION 2 | TEST RUNNING -- XX ITERATION # YYYY ERRORS = ZZZZ

The option number selected from the option menu appears in the box. As the test is executing the cursor continues to trace a line under (and updating) the test running, iteration, and errors parameters. The test running number "XX" is the test module number. The iteration number "YYYY" is the number of times the test has executed. The number of errors encountered during the execution of the test(s) is displayed as "ZZZZ". The displayed format

showing the option number and the Test Running information may vary from that shown; however, the information is displayed and should be readily detected.

## ERROR CODE DISPLAY

If an error is detected while a test program is executing, an error code and supporting data is displayed on the system terminal. The format for a diagnostic failure is as follows:

Error Code = xx/yyyy

The first two digits of the Error Code parameter ("xx") specify the diagnostic test program that was executing when the failure occurred. The remaining four digits ("yyyy") indicate a specific error code within the specified test program. The supporting data normally includes several lines of information regarding the failure. A primary suspected cause of failure is also listed in the supporting data. In some instances, a secondary suspect is also included. From the error code and supporting data you should be able to determine the board on which the error occurred, and whether additional diagnostic testing is required. In some instance, the failure of a test will also point to the failure of specific devices or a logic function on the circuit board. A consolidated list of error codes associated with all test programs is in Section 14 of this manual.

### DIAGNOSTIC TEST PROGRAMS

The diagnostic testing of the 8540 circuit boards (including the basic configuration and optional boards) is divided into test programs. The diagnostic test programs are designed to run in a specific order. This precludes a test program from using a feature or block of logic in its test procedure that has not already been tested. The test programs and assigned priorities are listed in Table 16-1.

If the test programs are not run in the recommended sequence, any failure detected (error message displayed) may not be valid.

It is important to note that functions, not entire circuit boards, are tested by the diagnostic test programs. If a specific board has multiple functions, it may be necessary to run several test programs to verify the board. For example, to verify the System Controller board, both the "System Processor and I/O Tests" and "Memory Tests" must be run.

@

The remainder of this section describes the operation of the first two priority test programs (listed in Table 16-1). These two programs test the basic 8540 configuration. The remaining test programs listed in Table 16-1 are associated with 8540 optional equipment, and are defined in the applicable service manuals.

Table 16-1
Diagnostic Test Programs and Priorities

Priority	Program
1	System Processor and I/O Tests
2	Memory and Memory Functions Tests
3XX	8540 Options

The diagnostic test programs (priorities 1 and 2 shown in Table 16-1) are defined in the remainder of this section as follows:

- A brief overview of the test program, showing how each program is divided into various test modules.
- A look at the Option and Sub-Option Menus, with a brief description of each option.
- A detailed description of each test module, containing:
  - 1. Functions of the test program.
  - Detailed descriptions defining the execution of each test module.
  - 3. Display presentations showing error code and other supporting data if an error is detected.

# SYSTEM PROCESSOR AND I/O TEST PROGRAMS

#### OVERVIEW OF TEST PROGRAMS

The System Processor and I/O Test Programs provide verification of the 2650A-1 microprocessor (system processor), the three RS-232-C compatible ACIA ports, and other miscellaneous circuitry on the System Controller board. This is the first ROM-resident diagnostic test that is executed.

The System Processor and I/O Test Programs are divided into the following test programs:

- 1. INSTRUCTION SET TEST --- This test verifies the 2650A-1 instruction set by executing a set of tests that determine the data integrity of the registers, the data and address buses, and the correct execution of the instruction set.
- 2. INTERVAL TIMER TEST --- This test is executed in three parts: processor speed test, non-interrupted interval timer test, and interrupted interval timer test.
- 3. I/O TEST --- This test verifies that all ACIA ports (Remote Communications, System Terminal, and Auxiliary) function correctly. The HSI port is not tested by this test. This test is not run in Automatic Mode, but only when Select Mode Option 5 (I/O Test) is selected.

### NOTE

The I/O Test requires two wrap-back connectors (male and female) to run the wrap-back test of Option 5 (I/O Test). These two connectors may be ordered together under Tektronix Part Number 067-1020-00.

The three test programs are executed with four test option selections. Each test options is divided into one or more test modules, as shown in Table 16-2 for a total of nine test modules.

Table 16-2
Relationship of Test Options, Programs, and Modules

Test Option	Test Program	Test Module Numbers
Option O	Run All Tests	18
Option 1	Instruction Set Test	17
Option 2	Interval Timer Test	8
Option 3	I/O Tests	9

The test option formats for the System Processor and I/O Test Programs are described in the following paragraphs. When the test is running, the test module number is displayed following the TEST RUNNING message.

#### TEST OPTIONS

The Option Menu for the System Processor and I/O Test Program is shown in Display 16-6. This menu is displayed when Item 1 from the Select Mode--Program Menu is selected. (Refer back to Display 16-4.)

OPTION MENU
OPTION MENU
OPTION SET
1 - INSTRUCTION SET
2 - INTERVAL TIMER
3 - I/O
Type Option:

Display 16-6.

# Option O --- Run All Tests

When Option O is selected, test modules 1-8 are executed continuously until the ESC or BREAK key is pressed. (Refer to Table 16-2 for the test programs represented by test modules 1-8.)

Two counters are displayed on the system terminal. One counter indicates the number of times that test modules 1--8 have been executed. The other counter indicates the number of times an error has been detected (number of failures). No user interaction is required.

### NOTE

While the ROM-resident diagnostic test programs are executing, the ESC and BREAK keys perform the following functions: The ESC key suspends execution of the test or routine and returns to the Option Menu. The BREAK key terminates the test program and returns to the Run Mode Menu.

# Option 1 --- Instruction Set Test

When Option 1 is selected, test modules 1--7 are executed continuously until the ESC or BREAK key is pressed. Two counters are displayed on the system terminal. One counter indicates the number of times test modules 1--7 have been run; the other counter indicates the number of failures. No user interaction is required.

TEST RUNNING -- (1--7) ITERATION # XXXX ERRORS = XXXX

# Option 2 --- Interval Timer Test

When Option 2 is selected, test module 8 is run continuously. The system processor's speed is displayed on the first run. The two counters displaying the number of times the module has been run and the number of times failed. The processor speed is displayed below the Display Option menu, as follows:

OPTION 2

\*\*\* SYSTEM PROCESSOR SPEED=2 MHz (or 1.25 MHz)

TEST RUNNING -- 8 ITERATION # XXXX ERRORS = XXXX

# Option 3 --- I/O Tests

These tests check the three ACIA ports for proper operation. The tests are run continuously until the ESC key is pressed; at that time, the I/O Test sub-option menu is displayed. Pressing the ESC key twice terminates the I/O Tests and displays the Option Menu again. Display 16-7 shows the I/O sub-option menu displayed below the Option Menu. When a selection is made from the sub-option menu, the Error Loop Control menu and the Display Option menu are not shown. The test is conducted immediately after the sub-option selection is made.

OPTION MENU

OPTION 0 - RUN ALL

1 - OPTION 1 - INSTRUCTION SET

2 - OPTION 2 - INTERVAL TIMER

3 - OPTION 3 - I/O

Type Option: 3

OPTION 3 - I/O

1 - DEVICE EXERCISER

2 - WRAP-BACK
3 - INTERACTIVE

Type Option:

# Display 16-7.

The two wrap-back connectors (male and female -- Tektronix Part Number 067-1020-00) are connected to the I/O ports during the Wrap-Back Test, as shown in Table 16-3.

Table 16-3 Wrap-Back Connectors for the Wrap-Back Test

ACIA Por	rt Designation	Mode   Selector   Switch	Wrap-Back Connector
J101	Remote (DTE)	DTE1 or DTE2	Female
J102	Remote (DCE)	DCE	Male
J103	Auxiliary	(not used)	Male

# NOTE

The Mode Selector switch is used only for the Remote Communications Ports: J101 and J102. The CNTL(L) (No Control) position of the switch is not used during these tests.

### Sub-Option 1 --- Device Exerciser

Sub-Option 1 continuously writes a complete set of 99 ASCII characters to any output device connected to the ACIA ports. No error code is displayed and no user reaction is required for this sub-option. Also the Option number and Test Running line are not displayed for this sub-option. The string of ASCII characters is continuously displayed until the ESC key is pressed. The display is as follows:

```
ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
/.,?><;":\|`~]=-[}+_)(*&^%$#@!{

ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
/.,?><;":\|`~]=-[}+_)(*&^%$#@!{

ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
/.,?><;":\|`~]=-[}+_)(*&^%$#@!{

ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
/.,?><;":\|`~]=-[}+_)(*&^%$#@!{

ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
/.,?><;":\|`~]=-[}+_)(*&^%$#@!{

ABCDEFGHIJKLMNOPQRSTUVWXYZabcdefghijklmnopqrstuvwxyz0123456789
/.,?><;":\|`~]=-[}+_)(*&^%$#@!{
```

# Sub-Option 2 --- Wrap-Back

Before Sub-Option 2 is selected, a wrap-back connector must be attached to the port being tested. (Refer to Table 16-3.) When Sub-Option 2 is selected, you must enter the port number to be tested on the system terminal. (1=J103, 2=J101 or J102.) The System Processor must be operating at 2 MHz for the baud rate test. The display is as follows:

```
Type port to be tested. (1=AUX, 2=Remote Comm)
```

```
BAUD RATE = 9600
BAUD RATE = 4800
BAUD RATE = 2400
BAUD RATE = 1200
BAUD RATE = 600
BAUD RATE = 300
BAUD RATE = 150
BAUD RATE = 110
```

In this display, the baud rate switch was moved from top to bottom. The data written to and read from the I/O port (with the wrap-back connector connected) is not visible on any output device. If an error is detected, an error code and supporting data is also written to the other two ports.

### NOTE

The system terminal port is not tested by this test.

# Sub-Option 3 --- Interactive

If Sub-Option 3 is selected, you must select the port being tested. The display is as follows:

Type port to be tested. (1 = AUX, 2 = Remote Comm): Type any character(s), when done press ESC.

If an output device is connected to the selected port, each character is displayed once on the system terminal and once on the output device. If a wrap-back connector is connected to the port, each character is displayed twice on the system terminal: once when it is sent and once when it is received.

## NOTE

During the running of I/O Tests (Option 3), the test may be terminated and the I/O Test menu displayed again by pressing the ESC key once. If the ESC key is pressed twice, the I/O Tests are terminated and the Program Menu is displayed. Pressing the BREAK key (after the ESC key is pressed once), terminates the test program and displays the Run Mode Menu. The BREAK key is not detected until the ESC key is pressed once.

The following paragraphs describe in detail each test program for the System Processor and I/O Tests.

# NOTE

If you're using the TEKTRONIX CT 8500 terminal, it must be attached to the TERMINAL port. The TEKTRONIX 4024 and 4025 terminals will work on any of the three ports.

# INSTRUCTION SET TEST (01/0001--0010)

CIRCUIT BOARD TESTED

System Controller.

#### FUNCTION

The Instruction Set Test consists of seven test modules that are used to verify that the 2650A-1 responds correctly to each instruction in its instruction set. Each test module checks a group of 2650A-1 instructions.

### DESCRIPTION

1. The seven test modules (1--7) used to verify the 2650A-1 instruction set are executed sequentially. All addressing modes possible for a given instruction are tested. Table 16-4 lists the seven test modules with the instruction group and instructions tested.

Table 16-4
Instructions Tested for Each Test Module

Test Module	Instruction Group	Instructions Tested
1 2 3 4 5 6	Load/Store Group Arithmetic Group Logical Group Rotate Group Compare Group Branch and Subroutine	LOD, STR ADD, SUB, DAR AND, IOR, EOR RRL, RRR COM BCT, BCF, BRN, BIR, BDR, BXA, BST, BSF, BSN, BSXA, RET
7	Program Status Word and Miscellaneous Instruction Group	LPS, SPS, CPS, PPS, TPS, TMI, NOP

2. As the instructions for each test module are executed, they are compared to ensure each instruction is properly executed. Sixteen error codes are used to stipulate which group or instruction within the test program has failed. If an error is detected, an error code and supporting data are displayed on the system terminal. These tests branch to a looping routine if a failure is detected. The looping routine repeats the test module that contains the error. A SYNC pulse is generated each time the test module is repeated. Table 16-5 lists the error code, the failed instruction or group, and the test module that is repeated by the looping routine. The error information is displayed in the following format:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = [see Table 16-5]

PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD

# NOTE

In the above display, the System Controller board is listed as the suspected cause of failure. These ROM-resident diagnostics are considered to be board-level repair. However, any failure noted in the Instruction Set Test can normally be traced to the 2650A-1 microprocessor.

Table 16-5
Instruction Set Test Error Codes

Error Code	Failed Instruction or Group	Loops on Test Module
=========	=======================================	=========
01 /0001	LOD Instruction	1
01/0002	STR Instruction	1
01 /0003	ADD Instruction	2
01/0004	SUB Instruction	2
01 /0005	DAR Instruction	2
01 /0006	AND Instruction	3
01/0007	IOR Instruction	3
01 /0008	EOR Instruction	3 3
01 /0009	RRL Instruction	4
01 /000A	RRR Instruction	4
01 /000B	COM Instruction	5
01 /000C	Branch Instructions	<del> </del> 6
01 /000D	Branch to Subroutine	6
	Instruction	 
01 /000E	Return from Subroutine	6
	(RETC) Instruction	
01/000F	Stack Pointer (SPO,	<del> </del> 6
	SP1, SP2 IN PSW)	} 
01/0010	Program Status Word	7
	and Miscellaneous	 
	Instructions	

ROM-Resident Diagnostics---8540 IU Service

# INTERVAL TIMER TEST (01/0013--0015)

## CIRCUIT BOARD TESTED

System Controller.

## FUNCTION

This test checks the speed of the system processor and the interrupted/non-interrupted features of the interval timer.

### DESCRIPTION

- 1. This test (test module 8) is divided into the following three tests:
  - 1. PROCESSOR SPEED --- This test checks the speed of the system processor.
  - 2. INTERRUPTED INTERVAL TIMER --- This test verifies that the interval timer does interrupt the 2650A-1 microprocessor when the interval timer interrupt is enabled.
  - 3. NON-INTERRUPTED INTERVAL TIMER --- This test verifies that the interval timer does not interrupt the 2650A-1 microprocessor when the interrupt timer is disabled.
- 2. If an error is detected when these tests are executed, an error code and supporting data are displayed on the system terminal. A separate error is displayed for each test. These tests branch to a looping routine if a failure is detected. The looping routine repeats the test where the error is detected. A SYNC pulse is generated each time the test is repeated.
- 3. The error information is displayed in the following format:

`	>>	. >	>	>	>,	> `	> `	> `	> >	>>	. >	٠,	. >	. >	•	T	٦	1	۱	Ţ	N	$\cap$	2	'n	٦٢	(	1	F	Δ	Τ.	Τ.	ΤT	R	H	7		٠,	′ <	٠,	٠,	∕,	1	1	<	<	<	<	<	<	<	<	٠.	′
•		_	_	_	/ .	,	_	_			_	_	_	_		- 1	, ,	· -	١,	T	IV.	( )		) )	- 1	١.		r	н		ы	u	п	. г	٠,	,	``	``	``	``	`	`	`	`	`	`	`	`	`	`	. `	٠,	

Error Code = [see Table 16-6]

PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD

Table 16-6
Interval Timer Test Error Codes

Error Code	Error
01 /0013 01 /0014 01 /0015	Processor speed error Interrupted interval timer error Non-interrupted interval timer error

# I/O TESTS (01/0018--001D)

### CIRCUIT BOARDS TESTED

System Controller and Communications Interface.

### FUNCTION

These tests verify that the three RS-232-C compatible ACIA ports (Remote Communications, System Terminal, and Auxiliary) are operating correctly. These tests are only run when Select Mode, Option 3 (I/O Tests) is selected. The HSI port is not checked.

#### DESCRIPTION

- 1. These tests (test module 9) are sub-options to Option 3, and are divided into the following three tests:
  - 1. Device Exerciser Test
  - 2. Wrap-Back Test
  - 3. Interactive Test
- 2. DEVICE EXERCISER TEST --- This test continuously writes a complete set of 99 ASCII characters to any ACIA port where an output device is detected during a sequential polling of the ACIA ports. The output device(s) can be checked visually to see if the ASCII characters are sent/received correctly. No error code is displayed for this test.
- 3. WRAP-BACK TEST --- This test requires that a wrap-back connector be connected to one of the ACIA port connectors on the rear of the 8540. The baud rate for the port selected is calculated and printed on the

system terminal port. The baud rate switch can be changed and the entire range of baud rates checked for that port. After calculating the baud rate, the test transmits the values 55 and AA (0101 0101 and 1010 1010) to the selected port. The test reads the port to ensure that the values received back from the port are correct.

### NOTE

If you are using a CT 8500 terminal, it cannot be moved. It must be attached to the TERMINAL port.

If an error is detected in the baud rate or when the values 55 and AA are read back, an error code and supporting data are displayed on the system terminal. This test branches to a looping routine if a failure is detected. The looping routine repeats the entire test module where the error is detected. A SYNC pulse is generated each time the test is repeated.

The error information is displayed in the following format:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = [see Table 16-7]

ACTUAL RESPONSE = [value read at ACIA Port]
CORRECT RESPONSE = [0101 0101 or 1010 1010]
PRIMARY SUSPECT = COMM INTERFACE BOARD

PRIMARY SUSPECT = COMM INTERFACE BOARD
SECONDARY SUSPECT = SYSTEM CONTROLLER BOARD

Table 16-7
I/O Tests Error Codes

Error Code	Error
01/0018 01/0019 01/001A 01/001B 01/001C 01/001D	ACIA Remote Communications Port error ACIA System Terminal Port error ACIA Auxiliary Port error Remote Communications Port baud rate error System Terminal Port baud rate error Auxiliary Port baud rate error

4. INTERACTIVE TEST --- When this test is called, the user is asked to select a port to test and to type in any character(s). The test will echo the character(s) back on the selected ACIA port until the ESC key is pressed or to the system terminal is a wrap-back connector is connected to the I/O port. No error code is displayed for this test.

# MEMORY AND MEMORY FUNCTIONS TEST PROGRAMS

## OVERVIEW OF TEST PROGRAMS

The Memory and Memory Functions Test Programs provide verification of all memory boards and memory functions. They also provide board-level fault isolation for the system and program memory boards. The System Processor and I/O Diagnostic Test Program should be run before you run this diagnostic program. Also, the first 16K of 8540 system memory must be operational before this test is run.

# NOTE

The first 16K of 8540 system memory is tested during the power-up diagnostic tests.

The Memory and Memory Functions Test Programs are divided into test modules as shown in Table 16-8:

Table 16-8
Memory Test Modules

Test Module	
Number	Test Module
=========	
	MEMORY BOARD RAM TESTS
1	Memory Configuration
2	Bank Select Test (bank selection)
3 4 5	Row Select Test (data path test)
4	Parity Logic Test
5 6	Chip Select Test (data cell test)
7	Address Test Refresh Test
ر 8	Refresh fest   Pattern Sensitivity Test (GALTCOL)
O	rattern bensitivity lest (GALICOL)
	DMA TESTS
9	DMA Static Test
10	DMA Functional Test
, •	2 14 10.50
11	Write Protect and Memory Map Test
12	Memory Relocation Static Test
13	Memory Relocation Functional Test
4.4	SYSTEM ROM BOARD TESTS
14	ROM/EEPROM Checksum Tests
1 🖺	   EEPROM Functional Tests
15	bernom functional Tests

The 15 test modules are executed with seven option selections. The seven test options are divided into 15 test modules as shown in Table 16-9.

Table 16-9
Relationship of Test Options, Programs, and Modules

Test Option	Test Program	Test Module Number
0	Run All Tests	17 and 914
1	Memory Board RAM Test Short Test Exhaustive Test	1 7 1 8
2	DMA Tests	910
3	Write Protect and Memory     Maps Static Test	11
4	Memory Relocation RAM Static Test	12
5	Memory Relocation   Functional Test	13
6	System ROM Board Tests	1415

# NOTE

Test Modules 12 and 13 are bypassed if more than 32K of Program Memory is installed in the 8540 unit. These tests apply to operation with only 32K of program memory.

The test option formats for the Memory and Memory Functions Test Program are described in the following paragraphs.

#### TEST OPTIONS

The Option Menu for the Memory and Memory Functions Test Program is shown in Display 16-8. This menu is displayed when Item 2 from the Program Menu is selected. (Refer back to Display 16-4.)

8540 MEMORY DIAG VERSION X.X

# OPTION MENU

O - RUN ALL

\*\*\*\*\* Default \*\*\*\*\*

1 - MEMORY BOARD RAM

2 - DMA

3 - WRITE PROT & MEM MAP

4 - RELOCATION STATIC

5 - RELOCATION FUNCT

6 - SYSTEM ROM

Type Option:

Display 16-8.

#### Option O --- Run All Tests

When Option O is selected, test modules 1--7 and 9--14 are continuously executed. (See Table 16-9 for a list of the test programs represented by Test Modules 1--7 and 9--14.) Two counters are displayed after each pass. One counter indicates the number of times test modules 1--7 and 9--14 have executed. The other counter indicates the number of failures encountered. On the first pass, test module 1 displays the system and program memory size detected and asks, "Is the memory size correct?" You must respond to this question before execution continues. On subsequent passes, the memory size and question are skipped and the memory detected from the first pass is used. Option O runs only the short memory tests. The long (exhaustive) tests can be run in Option 1. When you select Option O and respond, <CR> or Y<CR> (yes) to the question on memory size, the following information is displayed:

OPTION O

SYSTEM MEMORY = 64K PROGRAM MEMORY = 64K

IS THE MEMORY SIZE CORRECT ? {Y or N <CR>}

TEST RUNNING -- XX ITERATION # XXXX

ERRORS = XXXX

The execution time for Option O at 2 MHz is as follows:

System	Program	Execution
Memory	Memory	Time
64K	32K	3:26 min
64K	64K	4:44 min
64K	128K	7:20 min

## Option 1 --- Memory Board RAM Test

If Option 1 is chosen, you can select the entire system and program memory or 16K/32K blocks of either memory to test. You can also select a short test or exhaustive test. The short test includes test modules 1--7. The exhaustive test includes all tests in test modules 1--8. The Option 1, Sub-Option menu format is shown in Display 16-9.

The execution time for Option 1 at 2 MHz is as follows:

System	Program	Execution	on Times
Memory	Memory	Short	Exhaustive
64K 64K 64K	32K 64K 128K	3:15 min 4:33 min 7:09 min	23:30 min 32:54 min 51:42 min

#### NOTE

To properly select specific blocks of memory, the memory board must be strapped to correspond to the memory selected. Sub-Option 1 will test program memory boards that are strapped anywhere within the 16M-byte address range.

```
8540 MEMORY DIAG
                                        VERSION X.X
                   OPTION MENU
                    ***** Default *****
 O - RUN ALL
 1 - MEMORY BOARD RAM
 2 - DMA
 3 - WRITE PROT & MEM MAP
 4 - RELOCATION STATIC
 5 - RELOCATION FUNCT
 6 - SYSTEM ROM
 Type Option: 1
               OPTION 1 - MEMORY BOARD RAM TEST
                        ***** Default *****
 1 - ALL MEMORY
 2 - SYS 16K - 32K
 3 - SYS 32K - 48K
4 - SYS 48K - 64K
 5 - PROG OK - 16K
 6 - PROG 16K - 32K
 7 - PROG 32K - 48K
8 - PROG 48K - 64K
 9 - PROG 64K - 96K
 A - PROG 96K - 128K
 B - PROG 128K - 160K
 C - PROG 160K - 192K
 D - PROG 192K - 224K
 E - PROG 224K - 256K
 Type Option:
 1 - SHORT
 2 - EXHAUSTIVE
 Type test:
```

Display 16-9.

16-31

### Option 2 --- DMA Tests

When Option 2 is selected, test modules 9 and 10 are continuously executed. After this option is selected. the sub-option menu shown in Display 16-10 is displayed. This permits you to select static and/or functional tests.

The execution time for Option 2 at 2 MHz is as follows:

Sub-Option Number	Test	Execution Time
1	Static and Functional Tests	7 sec
2	Static Test Only	1 sec
3	Functional Tests Only	6 sec

8540 MEMORY DIAG VERSION X.X OPTION MENU \*\*\*\*\* Default \*\*\*\* O - RUN ALL 1 - MEMORY BOARD RAM 2 - DMA 3 - WRITE PROT & MEM MAP 4 - RELOCATION STATIC 5 - RELOCATION FUNCT 6 - SYSTEM ROM Type Option: 2 DMA \*\*\*\*\* Default \*\*\*\* 1 - STATIC & FUNCTIONAL 2 - STATIC 3 - FUNCTIONAL Type Option:

# Display 16-10.

Three counters are displayed after each time the test is repeated. The counters indicate the test number, the number of times the test has executed, and the number of errors detected. They are displayed following the Display Option menu, as shown in Display 16-11. The Front Panel LED labeled DMA flashes during the running of the DMA Functional Tests.

DISPLAY OPTION	
1 - TERMINAL 2 - TERMINAL + 8540 PRINTER 3 - NO DISPLAY	
Type display:	
OPTION 2   TEST RUNNING XX ITERATION # XXXX ERRORS = XXXX	

Display 16-11.

# Option 3 --- Write Protect and Memory Maps Static Test

If Option 3 is selected, test module 11 is run continuously. Three counters are displayed after each pass to indicate the test number, the number of times the test has executed, and the number of failures detected. The Test Running and Option numbers are displayed after the Display Option menu, as follows:

The execution time for this option at 2 MHz is <1 sec.

# Option 4 --- Memory Relocation Static Test

When Option 4 is selected, Test Module 12 is run continuously. Three counters are displayed after each pass to indicate the test number, the number of times the test has been run, and the number of failures detected. The Test Running and Option number are displayed following the Display Option menu as follows:

ROM-Resident Diagnostics---8540 IU Service

The execution time for Option 4 at 2 MHz is <1 sec.

## NOTE

This test fails if there is more than 32K of program memory installed in the unit.

# Option 5 --- Memory Relocation Functional Test

When Option 5 is selected, test module 13 is run continuously. Three counters are displayed after each pass to indicate the test number, the number of times the test has been run, and the number of failures detected. The Test Running and Option number are displayed after the Display Option menu, as follows:

The execution time for Option 5 at 2 MHz is 5 sec.

#### NOTE

This test fails if there is more than 32K of program memory installed in the unit.

# Option 6 --- System ROM Tests

When Option 6 is selected, test module 14 or 15 is continuously executed. After this option is selected, the sub-option menu shown in Display 16-12 is displayed. This permits you to select either the ROMS (ROM/EEPROM checksum tests) or the EEPROM (EEPROM functional tests).

The execution time for Option 6 at 2 MHz is as follows:

Sub-Option	Test	Execution
1 2	ROM/EEPROM Checksum Tests EEPROM Functional Tests	300 ms/ROM 3 sec

8540 MEMORY DIAG OPTION MENU \*\*\*\*\* Default \*\*\*\* O - RUN ALL 1 - MEMORY BOARD RAM 2 - DMA 3 - WRITE PROT & MEM MAP 4 - RELOCATION STATIC 5 - RELOCATION FUNCT 6 - SYSTEM ROM Type Option: 6 SYSTEM ROM 1 - ROMS \*\*\*\*\* Default \*\*\*\* 2 - EEPROM Type Option:

Display 16-12.

### Sub-Option 1

If sub-option 1 is selected, the ROMs on the System ROM board are tested one at a time. The ROM number, part number, and checksum are displayed for each ROM socket in which a ROM is installed. The test runs continuously; however, the display is printed only on the first pass. The display is as follows:

ROM # xx #160-yyyy-yy CKSUM = zzzz

In this display, the ROM number "xx" is the ROM chip select address 80--9F. 80 and 81 are the EEPROMs, 82--9F are the ROMs. The remainder of the part number is contained in "yyyy-yy", and "zzzz" is the checksum number.

#### Sub-Option 2

If sub-option 2 is selected, the EEPROMs on the System ROM board are checked for proper timing, the ability to write to and read from an EEPROM, and the occurrence of RAM INHIBIT while the EEPROM is being programmed. The test is executed only once. After each pass, you must press the RETURN key to execute it again or ESC to terminate the sub-option.

#### MEMORY BOARD RAM TEST

This test determines how much system and program memory is installed in the 8540 and then performs tests on the amount of system and program memory detected.




Fig. 16-3. 8540 MDU block diagram (Memory Board RAM tests).

# MEMORY CONFIGURATION (02/0001)

#### Circuit Boards Tested

System Controller, System RAM, and Program Memory. (See Fig. 16-3.)

# Function

This test determines how much system memory and program memory is installed in the 8540. This test examines system memory (up to 64K) and program memory (up to 256K) in 4K memory blocks. The amount of memory detected in both system and program memories is stored in a memory table, and is displayed on the system terminal at the completion of the test.

When this test is run in the Select Mode, you must verify that the "MEMORY DETECTED" is correct. In the Automatic Mode, the "MEMORY DETECTED" is displayed and no response from the user is required.

#### NOTES

- 1. Bank switching must be used when the system processor addresses system memory above 3FFF (4000--7FFF) or any portion of program memory. Bank switching permits 16K blocks of system or program memory addresses to be switched into the system processor's upper 16K address space (4000--7FFF). Whenever a failure is detected, the displayed error address is the true address.
- 2. The 32K static Program Memory board has a low and a high memory array, with 16K RAMs in each array. The physical layout of RAMs for each memory array consists of four rows of 4K x 1 RAM devices. The even addresses access one 4K row, while the odd addresses access another row. The four rows in the arrays are physically addressed by the system processor's upper 16K address space as follows:

First Row All even addresses 4000--5FFE

Second Row All odd addresses 4001--5FFF

Third Row All even addresses 6000--7FFE

Fourth Row All odd addresses 6001--7FFF

The 64K System RAM board is physically configured in four banks. Each bank is addressed in the following logical order:

Bank 1 0000--3FFF

Bank 2 4000--7FFF

Bank 3 8000--BFFF

#### Bank 4 COOO--FFFF

- 4. The Program Memory board can be strapped so that it may be addressed anywhere within the 16M-byte address range. This test will scan the entire 16M-byte address range and test the first 256K detected. If this test indicates that 256K of program memory is detected, but less than 256K is installed, verify that the extended bank jumper J7171 on the Program Memory board is in the enable position (across pins 1 and 2). Refer to Section 3 of this manual for the location of this jumper.
- 5. If a parity error occurs during this test, the following display will appear on the system terminal:

Error Code = O2/YYYY

\*\*\*\*\* PARITY ERROR \*\*\*\*\*
ADDRESS = XXXX

PRIMARY SUSPECT = SYSTEM RAM BOARD

In this display, the "YYYY" is the same number displayed in the "TEST RUNNING" line. In general, another error code will also be displayed following the parity error display.

- 6. The following procedure is to be used for test purposes only and only if you suspect the System RAM board to be faulty. If the power-up tests fail and the error code indicates a System RAM board memory access failure, the System RAM board can be used as program memory and the Program Memory board can be used as system memory. In this configuration, the operating system can be booted and the ROM-resident diagnostics run. The ROM-resident diagnostics provide more exhaustive testing to the overall system. This configuration can be achieved as follows:
  - a. Remove the System RAM board from the 8540 Main Interconnect board. Move jumper J6140 from pins 1 and 2 to pins 2 and 3. Refer to Section 3 of this manual for the location of jumper J6140.
  - b. Reinstall the System RAM board in the same location in the Main Interconnect board.
  - c. Remove all of the Program Memory boards from the Main Interconnect board. On one Program Memory board, move jumper J6175 to pins 2 and 3, which selects the lower memory addresses OK--32K. Move jumper J6179 to pins 2 and 3, which selects a special System Memory configuration.

- d. Reinstall the Program Memory board in one of the program memory locations in the Main Interconnect board.
- e. The system is now configured with the Program Memory board as system memory and the System RAM board as program memory.
- f. When this testing configuration is completed, return the jumpers and boards to their normal positions.

# Description

- 1. Starting with the second bank of system memory (4000--7FFF, 16K--32K), the 16K memory block is switched into the system processor's upper 16K address space.
- 2. The test examines the 16K block by accessing it at four locations. Data byte 55 is written to each address location. Each location is then read. If the data returned is 00, it is assumed that memory is not present. The results of this comparison are stored in a memory table and the next 16K block of memory is switched into the system processor's upper address space.
- 3. Steps 1 and 2 are repeated for each of the remaining 16K blocks of memory. This test will detect up to a maximum of 64K system memory. It also detects up to a maximum of 256K program memory anywhere within the 16M-byte address range (24-bit address and extended address buses).
- 4. When the test is completed in the Automatic Mode, the system and program memory blocks (detected by the test and stored in the memory table) are displayed on the system terminal as follows:

SYSTEM MEMORY= [amount of memory detected]

PROGRAM MEMORY= [amount of memory detected]

No user response is required.

5. If the memory test is run in Select Mode, the test sequence (when completed) is suspended until you respond to questions. In addition to displaying the amount of system and program memory detected, you must respond to two questions: is the memory size correct? If not, do you want to continue.

Answering Y<CR> (for yes) to both questions starts execution of the next test module in sequence. Answering N<CR> (for no) to the first question and Y<CR> to the second starts execution of the next test module in sequence; however, only the memory detected will be tested. (This is the same as answering "yes" to both questions.) Answering N<CR> to both questions branches back to the Memory Option Menu. A SYNC pulse is provided each time the test module is rerun.

# NOTE

The ESC and BREAK keys perform the following functions during the execution of most ROM-resident diagnostic test programs: The ESC key suspends execution of the test or routine and returns to the Option Menu. The BREAK key terminates the test program and returns to the Run Mode Menu.

6. When N $\langle$ CR $\rangle$  is answered for both questions, an error code is also displayed on the system terminal, as follows:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = 02/0001

PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD SECONDARY SUSPECT = MEMORY BOARD

### NOTE

The error code is not displayed until after the second question is answered with a N<CR>.

BANK SELECT TEST (02/0002)

#### Circuit Boards Tested

System Controller, System Memory, and Program Memory. (See Fig. 16-3.)

### Function

This test verifies that the Bank Select logic works correctly for the system and program memory detected in the previous test. This test verifies that the first 1K block within each 16K bank of system and program memory can be uniquely addressed. Parity is disabled for this test.

## Description

1. The first 1K block within each 16K block of memory detected in the Memory Configuration test is filled with a data pattern, as listed in Table 16-10. (Table 16-10 shows a program memory configuration of 128K strapped for the bottom of the 16M-byte address space. The addresses of the program memory banks can vary from 00 0000 to FF FFFF.)

	Γ	able	e 16 <b>-</b> 10		
Data	Pattern	for	Memory	Bank	Tested

Order Tested	Memory Bank Tested	Memory Board Tested	Address of Bank	Data Pattern Loaded
(no test)	04	System Memory (OK16K)	00 000000 3FFF	   
1	05	System Memory (16K32K)	00 400000 7FFF	11
2	06	System Memory (32K48K)	00 800000 BFFF	22
3	07	System Memory (48K64K)	00 C00000 FFFF	¦ 33
4	00	Program Memory (OK16K)	00 000000 3FFF	44
5	01	Program Memory (16K32K)	00 400000 7FFF	55
6	02	Program Memory (32K48K)	00 800000 BFFF	l 66
7	03	Program Memory (48K64K)	00 C00000 FFFF	77
8	00	Program Memory (64K80K)	01 000001 3FFF	¦ 88
9	01	Program Memory (80K96K)	01 400001 7FFF	99
10	02	/	01 800001 BFFF	AA
11	03	Program Memory (112K128K)	01 C00001 FFFF	BB

- 2. The first 256 locations of the 1K block within each 16K bank are then read and checked for a correct half-byte. (That is, in bank 05, a "X1" or "1X" is looked for in each byte, where "X" = don't care.) For each of the 256 locations checked, only one good half byte is needed to pass the test for the entire bank. The banks are sequentially switched as noted in Table 16-10. If no correct half-byte is found, an error code and supporting data are displayed on the system terminal. The test also branches to a looping routine if an error is detected. This routine repeatedly reads the 256 locations in the failing bank starting with the first location of the bank. A SYNC pulse is provided each time the 256 locations are repeated.
- 3. In addition to displaying the error codes, additional supporting data is displayed as follows:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<<

Error Code = 02/0002

ACTUAL DATA = [data read on the 256th location read (last read)]
CORRECT DATA = [correct data byte]
ADDRESS = [starting address of 16K block that failed]
BANK TESTED = [16K bank under test] (See Table 16-10.)

PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD SECONDARY SUSPECT = MEMORY BOARD

ROW SELECT TEST (02/0003)

# Circuit Boards Tested

System Memory and Program Memory. (See Fig. 16-3.)

#### Function

The test verifies that each 4K row of RAM within each 16K block can be uniquely selected. This test is identical to the previous Bank Select Test except that here, the block under test is 4K instead of 16K. Parity is disabled for this test.

#### Description

1. This test uses a similar data pattern as described for the previous test in Table 16-10. Each 4K block of memory is filled with a separate data pattern.

This test reads the first 256 locations of each 4K block. The data byte at each of the 256 locations is checked for a correct half-byte (same as the previous test). Only one good half-byte of the 256 locations checked is needed for the 4K block under test to pass. If no correct half-byte is found, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if an error is detected. This routine repeatedly loops the 256 locations in the failing block starting with the first location of the 4K block. A SYNC pulse is provided each time the 256 locations are repeated.

2. In addition to displaying the error code, additional supporting data is displayed as follows:

Error Code = 02/0003

3. Step 1 is repeated until all 4K blocks of memory detected are tested.

PARITY LOGIC TEST (02/003A--003D)

## Circuit Board Tested

System Memory (See Fig. 16-3.)

#### Function

This test verifies that the parity generator logic, parity check logic, parity interrupt, and the parity error address latch on the System RAM board are functioning correctly.

### Description

The four parity logic tests are performed as follows:

- 1. The parity is turned off and also complemented. Read and write operations are performed to the same address in memory. No interrupt should occur. If an interrupt does occur, the error code displayed on the system terminal is "02/003A".
- 2. The parity is turned on and set for true parity. An odd parity pattern of eight bytes are written to and read from the same address location in memory. No interrupt should occur. If an interrupt does occur, the error code displayed on the system terminal is "02/003B".

# NOTE

The odd parity pattern consists of a walking "1's" test, as follows:

- 1. 0000 0001
- 2. 0000 0010
- 3.--7. (pattern continues)
- 8. 1000 0000

The test pattern continues until eight patterns have been formed. The "1" moves one bit to the left on each succeeding pattern.

The parity is turned on and set for true parity. An even parity pattern of four bytes are written to and read from the same address location in memory. No interrupt should occur. If an interrupt does occur, the error code displayed on the system terminal is also "02/003B".

## NOTE

The even parity pattern consists of a walking "1's" test, as follows:

- 1. 0001 0001
- 2. 0010 0010
- 3. 0100 0100
- 4. 1000 1000
- 4. Upon completion of the walking "1's" tests, the parity is complemented which should generate a parity error and parity interrupt. If an interrupt does not occur, the error code displayed on the system terminal is "02/003C".
- 5. When a parity interrupt is generated, in the above step, the address of the parity error is latched and checked for correctness. If the address is not correct, the error code displayed on the system terminal is "02/003D".
- 6. In addition to displaying the error code, additional supporting data is displayed as follows:

Error Code = [See Table 16-11.]

PARITY LOGIC PROBLEM

Table 16-11
Parity Logic Error

Error Code	Description
02/003A 02/003B 02/003C 02/003D	Parity Always Enabled Parity Generator or Checker Problem Parity Always Disabled Parity Address Latch Incorrect

CHIP SELECT TEST (02/0004)

### Circuit Boards Tested

System Memory and Program Memory. (See Fig. 16-3.)

#### Function

This test verifies that each individual memory device (RAM) can be selected, and that there is no interaction between the data bits. All the cells in each device are tested for static failures. This is accomplished by a "Walking 1's" and "Walking O's" patterns. (See the notes following this paragraph.) Parity is disabled during the "Walking 1's" pattern and enabled during the "Walking 0's" pattern.

## NOTES

- 1. "Walking 1's" Test --- The 4K block of memory under test is filled with a background pattern of "00's". The Walking "1's" test consists of four bit patterns:
  - 1. 0001 0001
  - 2. 0010 0010
  - 3. 0100 0100
  - 4. 1000 1000

The first pattern is written to each location in the 4K block. The pattern is then read at each location. The bit pattern is shifted to the left and repeated. This is done four times or until each pattern has been written and read once. This procedure is then repeated for each 4K block of memory.

- 2. "Walking O's" Test --- The 4K block of memory under test is filled with a background pattern of "FF's". The Walking "O's" test consists of four patterns:
  - 1. 0110 1110 -- (Generates an odd parity.)
  - 2. 1101 1101
  - 3. 1011 1011
  - 4. 0111 0111

The first pattern is written to each location in the 4K block. The pattern is then read at each location. The bit pattern is shifted to the left and repeated. This is done four times or until each pattern has been written and read once. This procedure is then repeated for each 4K block of memory.

# Description

- 1. This test fills each location in the 4K block of memory under test with a background pattern of "00's". The test then writes the first test pattern of the Walking "1's" patterns to each location in the 4K block of memory. Each location is then read and compared to the pattern written. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine writes the Walking "1's" pattern to each location of the 4K block again, up to and including the failed location. The failed location is then read 256 times. If an error is still detected the looping routine is repeated. A SYNC pulse is provided each time the failed location is read 256 times.
- 2. In addition to displaying the error code, additional supporting data is displayed as follows:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = 02/0004

ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failing address]

BANK TESTED = [16K bank under test] (See Table 16-10.)

PRIMARY SUSPECT = MEMORY BOARD

- 3. The tests described in Steps 1 and 2 are repeated for each of the four Walking "1's" patterns. (See the preceding Note 1 for a description of the four Walking "1's" patterns.) This completes the Walking "1's" test for the first 4K block of memory.
- 4. The tests in Steps 1, 2, and 3 are repeated for each 4K block within each 16K memory bank. This completes the Walking "1's" test for both system and program memory.
- 5. The Walking "O's" test is also performed. This test follows the same sequence as the Walking "1's" test, except the background pattern is "FF's" at the start of the test and the four test patterns are complemented data from the Walking "1's" test patterns. (See the preceding Note 2 for a description of the Walking "O's" test.)

ADDRESSING TEST (02/0005)

# Circuit Boards Tested

System Memory and Program Memory. (See Fig. 16-3.)

### Function

This test verifies that the addressing capabilities of the address decoders in each individual memory device (RAM) are operating correctly. This test uses a "Marching 1's" and "Marching 0's" patterns to provide the testing. Parity is enabled for this test.

#### Description

1. This test fills each location in the 16K block of memory under test with a background pattern of "00's". The Marching "1's" test is then executed. The lowest location in the block is read, a data byte of "FF" is written to the location, and the address is incremented by 1. The next location is read, a data byte of "FF" is written to the location, and the address is incremented by 1. This sequence is repeated until all addresses are read and written to. The 16K memory block is now filled with "1's". The highest location is read again, a data byte of "00" is written to the location, and the address is decremented by 1. The next location is read, a data byte of "00" is written to the location, and the address is decremented by 1. This sequence continues until all locations are read and written to. The 16K memory block is now filled with "0's". If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine

rewrites the background pattern of "00's", starts the Marching "1's" test again (up to or up and down to the failing location), and reads the location 256 times. If an error is still detected, the looping routine is repeated. A SYNC pulse is generated each time the failed location is read 256 times.

2. In addition to displaying the error code, additional supporting data is displayed as follows:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = 02/0005

ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failing address]

BANK TESTED = [16K bank under test] (See Table 16-10.)

PRIMARY SUSPECT = MEMORY BOARD

- The Marching "O's" test is also performed. This test is the complement of the Marching "1's" test. If an error is detected, the same procedure is followed as with the Marching "1's". Note that the Marching "1's" test will be conducted first, and then the Marching "O's" test will run to the failed location. The same error code and supporting data are displayed on the system terminal.
- 4. The tests in Steps 1, 2, and 3 are repeated for each 16K memory block in both system and program memory.

REFRESH TEST (02/0006)

# Circuit Boards Tested

System Memory and Program Memory. (See Fig. 16-3.)

## Function

This test verifies that data written to the RAMs is not lost when the RAMs are not addressed for a period of time. Parity is enabled for this test.

## Description

- 1. This test sequentially fills each 16K block of memory with a count pattern (OO--FF repeated). When both system and program memories are filled, a two-second delay is imposed. After the delay, each location in memory is sequentially checked to verify that the data has not changed. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine starts reading the 16K block under test from the lowest location up to the failing location. The failed location is then read 256 times. If an error is still detected, the looping routine is repeated. A SYNC pulse is generated each time the failed location is read 256 times.
- 2. In addition to displaying the error code, additional supporting data is displayed as follows:

```
>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<
```

Error Code = 02/0006

```
ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failing address]

BANK TESTED = [16K bank under test] (See Table 16-10.)

PRIMARY SUSPECT = MEMORY BOARD
```

PATTERN SENSITIVITY TEST (GALTCOL) (02/0009)

### Circuit Boards Tested

System Memory and Program Memory. (See Fig. 16-3.)

## Function

The Pattern Sensitivity Test uses a test pattern referred to as the "galloping-column" pattern (GALTCOL). The GALTCOL pattern checks address transitions between every cell in a row, with respect to all other cells in that row, and noise coupling between all cells in the same column. The test is run twice, once with data and once with complemented data. This is an exhaustive memory test, and therefore is only run when specifically called

for as a sub-option of the Memory Board RAM Test (Select Mode, Option 1). Parity is enabled for this test.

## Description

- 1. This test is run using 4K blocks of memory at a time. The GALTCOL pattern is generated according to the following instructions:
  - 1. A background pattern is written into the 4K row (all ones or zeros).
  - 2. A test word (complement of background) is written into location zero.
  - 3. A read and test cycle is executed, which checks address transitions between the test word and all other cells within the same row. During the first pass, this pattern is: READ LOC O, LOC 64, LOC O, LOC 128, LOC O,.....LOC 4032, LOC O.
  - 4. The test-word location (LOC O on first pass) is rewritten to its original value.
  - 5. The next two sequential locations are read (LOC 1 and 2 during first pass). These are from different rows.
  - 6. An evaluation is performed to determine if the test word has been written into all memory locations.
  - 7. If not, the test word is written into the next sequential location (LOC 3 during the first pass).
  - 8. Steps 3 through 7 are repeated until the test word has been written into all memory locations.
  - 9. The test is then repeated using complemented data.
- 2. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine reruns the GALTCOL pattern test on the failed 4K block of memory. A SYNC pulse is provided at the starting location of the failed 4K block.
- 3. In addition to displaying the error code, additional supporting data is displayed as follows:

```
Error Code = 02/0009

ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failing address]

BANK TESTED = [16K bank under test] (See Table 16-10.)

PRIMARY SUSPECT = MEMORY BOARD
```

# DMA TESTS

The DMA tests are divided into a static test and a functional (dynamic) test. The static test addresses six of the eight registers in the DMA device. (The 8540 does not use the other two registers.) Data is written to and read from each of the six register. The functional test transfers four blocks of data between memories to verify DMA memory-to-memory operations. The parity is enabled for all DMA tests.




Fig. 16-4. 8540 MDU block diagram (DMA Tests).

DMA STATIC TEST (02/000A)

#### Circuit Board Tested

System Controller. (See Fig. 16-4.)

## Function

The DMA device contains eight 16-bit registers; four Address registers and four Terminal Count (TC) registers. (Only six of tese registers are tested.) Each register can be addressed, written to, and read. This static test verifies that each of the six registers has these capabilities. The Walking "1's" and Walking "0's" pattern is used to test the registers. Refer to the following notes for a description of the Walking "1's" and "0's" test patterns.

#### NOTES

- 1. "Walking 1's" Test --- The register under test is filled with a background pattern of "00's". The Walking "1's" test consists of 16 patterns:
  - 1. 0000 0000 0000 0001
  - 2. 0000 0000 0000 0010
  - 3. 0000 0000 0000 0100
  - 4. 0000 0000 0000 1000
  - 5.--15. (Pattern continues)
  - 16. 1000 0000 0000 0000

The patterns continue until 16 patterns are formed. The "1" moves one bit to the left on each succeeding pattern.

- 2. "Walking O's" Test --- The register under test is filled with a background pattern of "FF's". The Walking "O's" test consists of 16 patterns:
  - 1. 1111 1111 1111 1110
  - 2. 1111 1111 1111 1101
  - 3. 1111 1111 1111 1011
  - 4. 1111 1111 1111 0111
  - 5.--15. (Pattern continues)

#### 16. 0111 1111 1111 1111

The patterns continue until 16 patterns are formed. The "O" moves one bit to the left on each succeeding pattern.

# Description

- 1. This test starts with the Channel O Address register and continues until all six registers are tested. The 16-bit register under test is filled with a background of "00's". Note that two writes to the register are required to load all 16 bits. The first pattern of the Walking "1's" test is written to the register. After each pattern is written, the register is then read to verify that the pattern was correctly stored in the register. When all 16 patterns are written and read, the Walking "1's" test is completed for that register. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine repeats the entire walking test to the register under test. A SYNC pulse is generated at the start of each walking test.
- 2. In addition to displaying the error code, additional supporting data is displayed as follows:

Error Code = 02/000A

```
ACTUAL DATA = [incorrect data (2 bytes)]
CORRECT DATA = [correct data (2 bytes)]
PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD
```

- 3. In the preceding error code display, the DMA REGISTER number under test is the same as the I/O port address for the register. The relationship of I/O port addresses to DMA registers is as follows:
  - 90 = Channel O --- Address Register
  - 91 = Channel O --- TC Register
  - 92 = Channel 1 --- Address Register
  - 93 = Channel 1 --- TC Register
  - 94 = Channel 2 --- Address Register
  - 95 = Channel 2 --- TC Register

- 4. The 16-bit register under test is filled with a background of "FF's". (Two writes are required.) All 16 patterns of the Walking "O's" test are written to and read from the register under test. Error code and supporting data displays are the same as that in Step 2. This completes the Walking "1's" and "O's" test for Channel O Address register.
- 5. Steps 1, 2, and 3 are repeated for each of the remaining five registers:

Channel O --- TC Register

Channel 1 --- Address Register

Channel 1 --- TC Register

Channel 2 --- Address Register

Channel 2 --- TC Register

DMA FUNCTIONAL TEST (02/000B--000E)

## Circuit Board Tested

System Controller. (See Fig. 16-4.)

#### Function

The DMA functional test moves four blocks of data from memory to memory in four tests, as follows:

- 1. SYSTEM-to-SYSTEM --- A 4K block of data is moved from 4000--4FFF in system memory to 7000--7FFF in system memory.
- 2. SYSTEM-to-PROGRAM --- A 16K block of data is moved from 4000--7FFF in system memory to 0000--3FFF in program memory.
- 3. PROGRAM-to-PROGRAM --- The same 16K block of data is moved from 0000-3FFF in program memory to 4000--7FFF in program memory.
- 4. PROGRAM-to-SYSTEM --- The same 16K block of data is moved from 4000-7FFF in program memory to 4000-7FFF in system memory.

# Description

System-to-System.

1. This test sequentially fills a 4K block of system memory (4000--4FFF) with a count pattern (00--FF repeated). Each data byte is read after it is written to ensure that the data is good. The test then moves the 4K block of data to another location in system memory (7000--7FFF). The data is read again to ensure that the moved data is still good. If an error is detected when the data is read before or after the move, an error code and supporting data are displayed on the system terminal.

System-to-Program.

- 2. This test uses the same procedures as Step 1, except for the following:
  - The memory block filled with the count pattern is 16K in system memory (4000-7FFF).
  - The 16K block is moved from system memory to program memory (0000--3FFF).
  - If an error is found, the error code displayed on the system terminal is "02/000C".

Program-to-Program.

- 3. This test uses the same procedures as Step 2, except for the following:
  - The 16K data block is located in program memory (0000--3FFF).
  - The 16K block is moved from program memory to program memory (4000--7FFF).
  - If an error is found, the error code displayed on the system terminal is "02/000D".

Program-to-System.

- 4. This test uses the same procedures as Step 2, except for the following:
  - The 16K data block is located in program memory (4000--7FFF).
  - The 16K block is moved from program memory to system memory (4000--7FFF).
  - If an error is found, the error code displayed on the system terminal is "02/000E".
- 5. The four DMA functional tests described in Steps 1--4 branch to a looping routine if a failure is detected during any of the tests. This routine repeats the DMA test that is executing when the error is detected. A SYNC pulse is generated each time the test is started.

6. In addition to displaying the error code, additional supporting data is displayed as follows:

Error Code = [See Table 16-12]

ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failed address]

PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD

Table 16-12
DMA Error Code and Transfer Address

Error Code	Failed Test	Failed Address	Failed Memory
02/000В	SystemSystem	70007FFF	System
02/000C	SystemProgram	0000 <b></b> 3FFF	Program
02/000D	ProgramProgram	40007FFF	Program
02/000E	ProgramSystem	40007FFF	System

# WRITE PROTECT AND MEMORY MAP STATIC TEST

The Memory Map and Write-Protect Map RAMs are checked by two static tests. The first is a data byte test. The second is an address line test.




Fig. 16-5. 8540 MDU block diagram (Write Protect and Memory Map Static Tests).

DATA BYTE TEST (02/0010)

# Circuit Board Tested

System Controller. (See Fig. 16-5.)

### Function

The Memory Map and Write-Protect Map each consist of two 256 x 1-bit RAM storage devices, for a total of 512 bits of storage capacity in each map. The RAMs are addressed by the uppermost 512 addresses (FEOO--FFFF) of the system processor's address space. When the RAMs are accessed, data bit DO sets the bits in the Memory Map and data bit D2 sets the bits in the Write Protect Map.

## Description

- 1. This test checks the data bits in the two sets of RAMS. The RAMs are enabled by writing data byte "OF" to I/O port EE. This permits addresses FEOO--FFFF to be written to.
- 2. A checkerboard pattern (00,05 repeated) is simultaneously written to both RAMs, when address locations FEOO--FFFF are sequentially accessed (512 writes). Data byte "00" is written to address FEOO and a "0" is stored in each RAM. (Data bits DO and D2 are both "0".) Data byte "05" is written to address FEO1 and a "1" is stored in each RAM. (Data byte "05" converts to "0000 0101" binary, where both DO and D2 are "1".) After address FFFF is written to, the test sequentially reads the data bits from both RAMs starting at address FEOO through FFFF (512 reads).
- 3. When Steps 1 and 2 are completed, the test repeats Step 2 using a reverse checkerboard pattern (05,00 repeated). When this step is completed, all memory locations in both RAMs have been tested.
- 4. The tests described in Steps 1--3 branch to a looping routine if a failure is detected during any read operation. This routine repeats the Data Byte Test. A SYNC pulse is generated each time the test is repeated.
- 5. In addition to displaying the error code, additional supporting data is displayed as follows:

>>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = 02/0010

#### ADDRESS ERROR TEST (02/0011)

# Circuit Board Tested

System Controller. (See Fig. 16-5.)

#### Function

This test checks both RAMs for any address line shorts or opens. This test is executed immediately after the Data Byte Test.

#### Description

- 1. This test starts at address FEOO and simultaneously writes a data pattern (05,00,00 repeated) to both RAMs. The pattern (05,00,00) is written 170 times (for 510 writes), plus two more writes of 05 and 00, for a total of 512 writes. After address FFFF is written to, the test sequentially reads the data bits from both RAMs starting at address FEOO through FFFF. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected during any read operation. This routine repeats the Address Error Test. A SYNC pulse is generated each time the test is started.
- 2. In addition to displaying the error code, additional supporting data is displayed as follows:

Error Code = 02/0011

ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failing address, FEOO--FFFF]

PRIMARY SUSPECT = SYSTEM CONTROLLER BOARD

#### MEMORY RELOCATION TESTS

The purpose of the Memory Relocation circuitry is to relocate a 32K block of program memory (in even 4K blocks) to a 64K address space. This feature is enabled when only one Program Memory board is installed in the 8540. If your 8540 has more than 32K of Program Memory installed, these tests are bypassed. If you want to run these tests anyway, the upper board must be removed and J5175 on the lower board must be positioned to enable the Memory Relocation feature. Refer to Section 18 of this manual for removal of the top cover and Section 3 of this manual for the correct setting of the jumper. The Memory Relocation tests consist of a static test and a functional test. The static test checks the data bits and address lines of the Relocation RAM, and the reset logic. The functional test relocates a 32K block of program memory (in even 4K blocks) to a 64K address space. The addresses of the relocated 4K blocks of memory are checked to verify the relocation. Refer to Section 9 of this manual for additional information on the Memory Relocation circuitry.




Fig. 16-6. 8540 MDU block diagram (Memory Relocation Tests).

16–60 @

## MEMORY RELOCATION RAM STATIC TEST (02/0014--0016)

# Circuit Board Tested

Program Memory. (See Fig. 16-6.)

# Function

The static test checks the Memory Relocation RAM with three tests:

- 1. The first test uses a "Walking "1's" and "0's" test to check the data bits in the  $16 \times 16$ -bit RAM.
- 2. The second test uses a count pattern (OF--00) for an address test.
- 3. The third test checks the reset logic circuitry associated with the RAM.

# Description

Data Bit Test.

- 1. This test enables the Relocation RAM circuitry and resets the 16-bit counter by writing data byte "20" to I/O port address B8.
- 2. The test writes a Walking "1's" and "0's" pattern to the Relocation RAM. The "Walking" pattern consists of eight tests. Each test writes the same data in all RAM locations. All locations are then read before the next test pattern is written. The eight tests contain the following patterns:
  - 1. 0001 5. 1110 2. 0010 6. 1101 3. 0100 7. 1011 4. 1000 8. 0111

The first "Walking" pattern (0001) is written to all 16 locations in the RAM (16 writes). This pattern is then read from all locations (16 reads). The remaining seven patterns are then written and read (16 x 7 writes and 16 x 7 reads). If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine repeats the Data Bit test. A SYNC pulse is generated each time the test is repeated.

In addition to displaying the error code, additional supporting data is displayed as follows:

Error Code = 02/0014

ACTUAL DATA = [incorrect data byte]

CORRECT DATA = [correct data byte]

ADDRESS = [indicates failing address, OO--OF]

BANK TESTED = [16K bank under test]

PRIMARY SUSPECT = MEMORY BOARD

#### Address Error Test

3. This test writes a 16-count pattern (OF, OE, OD, OC, OB, OA, O9, O8, O7, O6, O5, O4, O3, O2, O1, and OO) to the Relocation RAM. The data in each of the 16 locations is different. Each location is then read to ensure that the correct data is stored in the RAM. If an error is detected, an error code and supporting data is displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine repeats the Address Error test. A SYNC pulse is generated each time the test is repeated.

#### Reset Error Test

- 4. This test writes a count pattern into the first 12 locations of the Relocation RAM (01, 02, 03, 04, 05, 06, 07, 08, 09, 0A, 0B, and 0C). The last four locations still contain the pattern written by the test in Step 3 (03, 02, 01, and 00). A reset is sent to the Relocation circuitry by writing data byte "20" to I/O port address B8. The 16 RAM locations are then read to ensure that the correct data is stored in the RAM. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine repeats the Reset Error test. A SYNC pulse is generated each time the test is repeated.
- 5. In addition to displaying the error code, additional supporting data is displayed for Steps 3 and 4, as follows:

>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = [See Table 16-13]

ACTUAL DATA = [incorrect data byte]
CORRECT DATA = [correct data byte]
ADDRESS = [indicates failing address, OO--OF]

PRIMARY SUSPECT = MEMORY BOARD

Table 16-13 Memory Relocation Static Test Address and Reset Error Code

Error Code	Error
02/0015	Address Error
02/0016	Reset Error

MEMORY RELOCATION FUNCTIONAL TEST (02/0017--001E)

### Circuit Board Tested

Program Memory. (See Fig. 16-6.)

## Function

The functional test relocates a 32K block of program memory (in even 4K blocks) to a 64K address space. There are two address definitions that are important when discussing memory relocation.

Bus Addresses These addresses are present on the system address bus and are generated by the active processor.

Physical Addresses These addresses are presented to the chip-select decoders and the RAMs on the Program Memory board.

Physical addresses relate to the 32K block of memory to be relocated. Bus addresses relate to the 64K address space (maximum addressing capability for address bus lines AO--A15).

Memory relocation is accomplished by writing data bytes to I/O port address B8. These data bytes are written to the Relocation RAM, which programs the RAM to relocate the designated physical addresses. Table 16-14 lists the data bytes that are written into the Relocation RAM. Figure 16-7 shows the relationship of the 32K physical addresses being relocated into the 64K address space.

Data Written to Control Port B8(L)	Comment
20	Enables and resets the counter.
00 01 02	Allocates blocks 0, 1, and 2 to physical address space.
OF OF OF	Bus addresses 30005FFF are not in the physical address space.
03 04	Bus addresses 60007FFF correspond to physical addresses 30004FFF.
OF OF OF OF OF	Bus addresses 8000CFFF are not in the physical address space.
05 06 07	Bus addresses DOOOFFFF correspond to physical addresses 50007FFF.

@

Physical Address	Bus Addresses
T 0000	0000
	OFFF
	1000
<u> </u>	1 FFF
	2000
2FFF	2FFF
\ <del>\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \</del>	3000
\' / / / / / / / / / / /	3FFF
	4000
	4FFF 5000
-/-/-/-/-/-/	5FFF
3000	6000
	6FFF
4 17 17 17	7000
4FFF	7FFF
	8000
-/-/-/-/-/-/-/-/-/-/-/	8FFF
	9000
-/-/-/-/-/-/-/-/-/-/-/	9FFF
	A000
	AFFF
	B000
	BFFF
i/////////i	0000
	CFFF
<u> </u>	D000
	DFFF
	E000
	EFFF
/ Anne	F000
7FFF	FFFF
T/ //I - Nat day 11d	ool oddmana amaaa
//// Not in physic	al address space
i_/_/_i	

Fig. 16-7. Relationship of physical and bus addresses during memory relocation.

## Description

1. This test starts by writing unique data into each 4K memory block of the lower Program Memory board (4K x 8 for a total of 32K writes). This unique data is written as follows:

Data Byte	Program Memory Addresses
11 22 33 44 55 66 77 88	00000FFF 10001FFF 20002FFF 30003FFF 40004FFF 50005FFF 60006FFF 70007FFF

- 2. Next, the test resets the 16-bit counter and enables the Relocation RAM. It then programs the Relocation RAM by writing the relocation data bytes into each location. Table 16-14 shows the order and function of each byte.
- 3. After the Relocation RAM is programmed, the test reads those addresses (in 4K blocks) where the physical addresses are to be relocated. The correct data byte should be read. If an error is detected, an error code and supporting data are displayed on the system terminal. This test also branches to a looping routine if a failure is detected. This routine repeats the Memory Relocation Function test. A SYNC pulse is generated each time the test is repeated.
- 4. In addition to displaying the error code, additional supporting data is displayed as follows:

>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = [See Table 16-15]

ACTUAL DATA = [incorrect data byte]
CORRECT DATA = [correct data byte, see Table 16-15]
ADDRESS = [indicates failing bus address]

PRIMARY SUSPECT = MEMORY BOARD

@

Table 16-15
Error Codes for Memory Relocation Function Test

Error Code	Bus Addresses	Physical Addresses	Correct Data Byte
02/0017	00000FFF	00000FFF	11
02/0018	10001FFF	10001FFF	22
02/0019	20002FFF	20002FFF	33
02/001A	6000 <b></b> 6FFF	30003fff	44
02/001B	7000 <b></b> 7FFF	40004FFF	55
02/0010	DOOODFFF	50005FFF	66
02/001D	EOOOEFFF	60006FFF	77
02/001E F000FFFF		70007FFF	88

## SYSTEM ROM BOARD TESTS

ROM/EEPROM CHECKSUM TESTS (02/0030--0031)

## Circuit Boards Tested

System Controller and System ROM.

## Function

This test verifies that all ROMs detected have a correct checksum. When this option is selected, the ROM chip select address number (80--9F), the ROM part number, and the checksum for each ROM detected are displayed on the system terminal.

## Description

1. This test consecutively writes 256 count patterns (OO--FF) to I/O port D8. Each count pattern is loaded into the Write Latch, U4110. After each write operation, the pattern is read and compared. If an error is detected, an error code is displayed on the system terminal as follows:

Error Code = 02/0030

PRIMARY SUSPECT = SYSTEM ROM BOARD

2. The test then individually selects each ROM socket (80--9F), and tries to read a ROM part number. If the part number FFFFFF is read, the test assumes that no ROM is installed and the next ROM socket is selected. If a ROM is detected, a checksum is performed and compared to the correct checksum. If the checksum is correct, the ROM chip select address, part number, and checksum are displayed on the system terminal as follows:

ROM # xx #160-yyyy-yy CKSUM = zzzz

Where: xx = ROM chip select address (80--9F) 80--81 = EEPROMs82--9F = ROMs

160-yyyy-yy = Tektronix part number

zzzz = calculated checksum

- This same information line is consecutively displayed for each ROM detected and found to be correct.
- 4. If an error is detected in the checksum, an error code is displayed on the system terminal as follows:

Error Code = 02/0031

ROM # xx #160-yyyy-yy CKSUM = zzzz

PRIMARY SUSPECT = SYSTEM ROM BOARD

EEPROM FUNCTIONAL TESTS (02/0022--0026)

## Circuit Boards Tested

System Controller and System ROM.

## Function

This test checks the proper timing of the programming pulse, the ability to write to and read a location in EEPROM, and the occurrence of RAM INHIBIT during EEPROM programming. Only the first EEPROM (chip select address 80) is tested.

## Description

1. The test selects the first EEPROM (chip select address 80). A data byte FF is written to a test location in the EEPROM. The location is then read to ensure that the EEPROM is programmed. During the programming, the timing of the programming pulse is measured. This pulse should be between 12.8--13.0 ms. If an error is detected, an error code is displayed, as follows:

>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = [see Table 16-16]

PRIMARY SUSPECT = SYSTEM ROM BOARD

Table 16-16
System ROM Programming Errors

02/0022 Write or read error 02/0023 Time <12.8 ms 02/0024 Time >13.0 ms	Error Code	Description	
02/0024 Time >13.0 ms	02/0022	Write or read error	
	02/0023	Time <12.8 ms	
02/0025 ! Mimoout occurred while programming	02/0024	Time >13.0 ms	
i rimeout occurred while programming	02/0025	Timeout occurred while programming	

2. The test then writes data bytes 55 and AA to the test location and test location +1. After the programming is completed, these locations are read and compared. If an error is detected, and error code is displayed on the system terminal as follows:

Error Code = 02/0022

PRIMARY SUSPECT = SYSTEM ROM BOARD

3. A data byte FF is written to the test location +1. While this location is being programmed, a read to system memory is made. RAM INHIBIT is asserted during any EEPROM programming; therefore, access to the system memory should be prohibited during EEPROM programming. If an error is detected, an error code is displayed on the system terminal as follows:

>>>>>>>> DIAGNOSTIC FAILURE <<<<<<<<

Error Code = 02/0026

PRIMARY SUSPECT = SYSTEM ROM BOARD

4. When the test finishes, it halts and a message is displayed on the system terminal as follows:

(CR) - Continue (ESC) - Stop

Pressing the RETURN key reruns the test. Pressing the ESC key returns to the Option Menu.

## CONSOLIDATED ERROR CODE LISTING

A numerical listing of all diagnostic error codes and supporting data for the basic 8540 unit is consolidated in Section 14 of this manual. The error codes are presented in tables that contain supporting data, and suspected boards/devices that relate to the detected failure. These tables are useful as a quick reference to error codes displayed on the system terminal.

# OPTIONS

	Page
Introduction	17-1
Standard Options	17-1
Communications Interface	
PROM Programmer	
PROM Programmer Controller Board	17-2
Front Panel Module	
Characteristic Modules	
Program Memory	
Trigger Trace Analyzer	
Emulator Processors	
Peripheral Options	17-3

#### OPTIONS

## INTRODUCTION

This section contains a brief description of each standard and peripheral options for the 8540 that is available at the time of this printing. Refer to the current Tektronix Products Catalog or contact your nearest Tektronix Field Office, distributor, or representative for a list of currently available options.

## STANDARD OPTIONS

The following optional boards and equipment may be installed in the basic 8540:

- Communications Interface (firmware)
- PROM Programmer
- Program Memory
- Trigger Trace Analyzer
- Emulator Processors

The following paragraphs briefly describe each standard option.

## COMMUNICATIONS INTERFACE

The Communications Interface option adds RS-232-C serial interface capability to the 8540. This option consists of one or two PROMs that are inserted in the System ROM board. This option permits the 8540 to communicate with a host computer, using the COM command.

#### NOTE

The Communications Interface option requires an RS-232-C cable between the 8540 and host computer. This cable may be ordered separately. See the Accessories tab page located at the rear of this manual for the types of cable available.

#### PROM PROGRAMMER

The PROM Programmer option provides a means of transferring software to a PROM device. The PROM device can be erased, programmed, and verified by the PROM Programmer. The PROM Programmer consists of a PROM Programmer Controller board, Front Panel module, and characteristic modules.

## PROM Programmer Controller Board

The PROM Programmer Controller board contains most of the PROM Programmer circuitry. It plugs directly into the 8540 Main Interconnect board and is connected to the Front Panel module by two cables.

### Front Panel Module

The Front Panel module is an assembly that replaces the blank trim panel on the left side of the 8540 front panel. When installed, it becomes a part of the 8540 front panel. The Front Panel contains the PROM POWER switch, four status LED indicators, and an edge connector chassis for inserting the characteristic modules.

## Characteristic Modules

Each characteristic module is designed for a unique PROM device or family of PROM devices. The characteristic module is inserted in the Front Panel module edge connector. It contains a zero-insertion force (ZIF) socket that protrudes from the Front Panel module. The PROM device to be programmed is inserted into this ZIF socket. Contact your nearest Tektronix Field Office for a list of characteristic modules available for the PROM Programmer.

## PROGRAM MEMORY

An additional Program Memory (32K) board can be installed in the 8540. This increases the program memory to 64K bytes. This board is identical to the Program Memory board.

### TRIGGER TRACE ANALYZER

The Trigger Trace Analyzer (TTA) is designed to provide the 8540 user with a set of real-time hardware and software debugging tools. Specifically, the TTA allows the user to capture and store data from a program, while the program is being executed. The captured data is associated with a designated event that may be moved anywhere in the program. The designated event may be defined with any combination of 64 logic states from within the executed program.

17–2

The TTA option consists of a Data Acquisition Probe, a Data Acquisition Interface, and two plug-in circuit boards (Trigger Trace #1 and Trigger Trace #2). The Data Acquisition Interface is installed in the 8540 rear panel. The two circuit boards are installed in the Main Interconnect board. Installation instructions are contained in the TTA Installation Manual.

#### EMULATOR PROCESSORS

Under the 8540 dual-processor arrangement, the emulator processor performs the function of a program (slave) CPU. The emulator processor emulates the operation of a "target" microprocessor or microcomputer device. A program written for this target device can be executed and debugged for program logic errors by the emulator processor, with the help of the Emulator Controller. In most instances, it is permissible to install two emulator processors in the Main Interconnect board. (However, with some 16-bit emulators, only one emulator may be installed.) When two emulators are installed, only one is active at a time. Contact your nearest Tektronix Field Office for a current list of emulator processors available for the 8540.

## PERIPHERAL OPTIONS

The following peripheral options are compatible with the 8540:

- System Terminal TEKTRONIX CT 8500 Video Display Terminal
- Line Printer
  TEKTRONIX LP 8200 Line Printer

## INSTALLATION

		Page
Introdu	action	18-1
Space R Power R	Requirements	18 <b>-</b> 1 18 <b>-</b> 3
Removin Storage Stora	ng the 8540  Ig the 8540 From the Carton  Pand Reshipping  Inge  I	18-4 18-4 18-5 18-5 18-5
Interna Circuit Replaci Selecti Rack-Mo Removin	Ing the 8540 for Operation  al Cables  Breaker  Ing The Top Cover  Ing the Proper Primary Voltage  Ount Procedure  Out or Installing a Circuit Board  System Verification	
	ILLUSTRATIONS	
Fig.		_
18 <b>-</b> 2 18 <b>-</b> 3	Dimensions of the 8540.  Removing the 8540 top cover.  8540 primary voltage cover plate.  Rack-mount guide orientation.	18-6 18-9
	TABLE	
Table No.		<b>.</b>
18-1	Primary Voltage Switch Selection	Page 18 <b>-</b> 8

## INSTALLATION

### INTRODUCTION

This section contains one-time installation procedures for the 8540. These procedures describe the steps required for the original installation of the 8540 at your work site. Only the standard components of an 8540 are covered in this section. The installation procedures for optional equipment are detailed within the installation manual for that option.

This section contains only a minimum of operating information. For more information on how to operate the 8540, refer to your System Users Manual.

In this section, we'll discuss the steps involved in unpacking and installing the 8540. The following subjects are included:

- site preparation, including space and power requirements;
- unpacking the 8540, including storage and reshipping; and
- preparing the 8540 for operation.

## SITE SELECTION AND PREPARATION

The first consideration in selecting a work site is space. Two other criteria for selecting a work station are power requirements and environmental conditions. We'll discuss each of these points in turn.

## SPACE REQUIREMENTS

The 8540 dimensions are shown in Fig. 18-1.

Here are some things to consider when setting up a work station for the 8540:

- Provide adequate ventilation for the 8540.
- Allow enough room at the rear of the unit for proper cable dress.




Fig. 18-1. Dimensions of the 8540.

- Storage space should be close at hand for manuals and other documents.
- Space may be required for ongoing hardware development projects.
- Space will be required for a system terminal and perhaps a line printer.
- You will need to gain access to the inside of the unit, so make sure adequate space is available behind and to the sides of the unit for removing the top cover (the unit should be rotated 180 degrees when removing the top cover).

#### POWER REQUIREMENTS

The primary power requirements for the 8540 are as follows:

Line Voltages 115 Vac Low (90--110 Vac) 115 Vac High (108--132 Vac) 230 Vac Low (180--220 Vac) 230 Vac High (216--250 Vac)

Line Frequency 49--63 Hz

Line Current 7 Amps (maximum)

Power Consumption 700 Watts (maximum)

When preparing a work site for the 8540, observe the following:

- 1. All peripheral components at the work area must share common ground and neutral lines to avoid noisy grounds and ground loops.
- 2. All units must be properly grounded.
- 3. The work area should be on a separate power breaker switch.

## ENVIRONMENTAL CONSIDERATIONS

The following considerations should be taken into account when preparing the work site.

• The area selected for the work station should be adequately lighted, air-conditioned, and dust-free.



Static electricity may damage components of the 8540. Use standard anti-static procedures when setting up the work site.

- The work area should be as static-free as possible. If carpeting is used, the carpet must be static-free and treated with anti-static chemicals as often as required.
- The 8540 should be placed on a static-free work surface.
- Allowances must be made for adequate air exhaust at the rear of the unit (6" minimum).

## UNPACKING THE 8540

Before you unpack the 8540, examine the carton for external damage. If you find any damage:

- Immediately notify the carrier who made delivery, and request inspection.
- Contact your nearest Tektronix Field Engineering Office or sales representative.
- Do not throw away the boxes.
- DO NOT TRY TO REPAIR THE INSTRUMENT.

#### REMOVING THE 8540 FROM THE CARTON

The 8540 unit is packed in a heavy-duty cardboard container, surrounded by foam packing material. A piece of cardboard covers the top of the unit. The power cord and options rest on the cardboard.

When you open the carton, remove the power cord and any other material that may rest on the cardboard, and set them aside. Remove the cardboard and set it aside.

# WARNING

Use caution when lifting the 8540 out of the box. The 8540 weighs 27 kg (60 pounds). Don't hurt yourself -- get some help.

Remove the 8540 and surrounding foam. Set the packing material aside.

(Don't lose the packing material -- you'll need it again if you ever have to ship the 8540.)

#### STORAGE AND RESHIPPING

When a precision electronic instrument, such as the 8540, is to be stored or reshipped, it's best to repack it as it was originally shipped from the factory. For this reason, be sure to save the carton and packing material in which your equipment was shipped. To repack the 8540, simply follow the unpacking instructions in reverse order. The following paragraphs describe further considerations that must be made when storing or reshipping an 8540.

## Storage

Observe the following considerations whenever you place the 8540 in storage:

- Provide adequate protection from dust.
- Do not exceed the humidity or temperature limitations of the instrument, as outlined in Section 2, Specifications of this manual.
- Store the carton upright. Do not compress the carton or stack heavy objects upon it.

#### Reshipping

If the unit must be shipped to the factory or service center, the following steps should be taken:

- 1. Note the serial number of the unit on the back panel and any other relevant numbers or symbols needed for identification. (This information is required for fault notification correspondence, which should be sent separately.)
- 2. Wrap the unit in durable waterproof material such as heavy polyethylene, and tape securely. This step should be carried out only in a dry atmosphere, and with the unit cool to the touch.
- 3. Pack the unit in a sturdy box (heavy cardboard is acceptable for land shipments), lined with 76 mm (3 in.) of medium-density foam or expanded polystyrene.
- 4. Cables, adapters, and other accessories should be wrapped separately and attached by tape to the inner liner at a break in the foam, or taped to a separate platform mounted above the foam or polystyrene (as used in the original shipping). In the latter case, a sheet of 25 mm (1 in.) minimum thickness foam should be taped above the cable package.

- 5. Seal the carton with reinforced packaging tape. Identify the sender, the unit number, and the serial number on the outside of the carton.
- 6. Before you ship an 8540, notify the factory or your sales representative of your intent to ship the instrument, and await their acknowledgement.

## PREPARING THE 8540 FOR OPERATION

After removing the 8540 from its packing carton, set it on a flat surface, preferably the work site. Examine the outside of the 8540 for any damage that may have occurred during shipping. If damage is found, follow the procedure given before.

Set the 8540 on the surface so that you are facing the rear panel. Using a Phillips screwdriver, remove the two upper cover retainers, as shown in Fig. 18-2. Slide the top cover back and off the 8540.




Fig. 18-2. Removing the 8540 top cover.

Notice inside the 8540 that a cardboard and foam restrainer covers the circuit boards. The restrainer holds the circuit boards in place during transit. Lift the restrainer from the unit. Store the restrainer with the packing materials in case you need it later.

Examine the inside of the 8540 for any loose circuit boards, cables, or connectors. If you see any damage, follow the procedure given for reporting damage.

Replace the top cover and the two cover retainers, according to the following procedure. Information on the installation of options is given in the installation manual for the specific option.

#### INTERNAL CABLES

The 8540 has two internal cables. A 16-line cable connects the Front Panel board to the Main Interconnect board. A 40-line ribbon cable connects the System Controller board to the Communications Interface board. Before applying power to your 8540, verify that both cables are correctly connected, as follows:

- The 16-line cable runs between a 16-pin connector (J1) near the bottom edge of the Front Panel board and a 16-pin connector (J17) on the edge of the Main Interconnect board (nearest the front panel). Make sure that pin 1 of each cable connector is aligned with pin 1 of the mating connector.
- The 40-line ribbon cable runs between a 40-pin edge connector on top of the System Controller board (the edge connector nearest the front panel) and the 40-pin edge connector on the Communications Interface board. Make sure that pin 1 of each cable connector is aligned with pin 1 of the mating connector.

#### CIRCUIT BREAKER

Circuit breaker (S200) is connected to the +5 Vdc power supply in the 8540. The switch for this circuit breaker is located beneath a cover plate towards the rear of the instrument. This switch must be ON during normal operation. If excessive current activates the circuit breaker, it will trip and the switch will be placed in the OFF position.

To gain access to the circuit breaker switch, remove the four screws in the top cover plate of the power supplies. Always replace this cover plate, when you have finished checking or resetting this circuit breaker.

#### REPLACING THE TOP COVER

To replace the top cover of the 8540, perform the following steps:

- 1. From the rear panel, slide the top cover into the two grooves along the top edges of the mainframe. See Fig. 18-2.
- 2. Continue to insert the top cover into the grooves, until the right-angle flange at its rear edge is flush with the rear panel of the 8540.
- 3. Place a cover retainer at each upper rear corner of the 8540, covering the right-angle flange of the top cover.

4. Thread the two screws (removed with the top cover) through the cover retainers and tighten both screws.

#### SELECTING THE PROPER PRIMARY VOLTAGE

The 8540 is configured to plug into the primary power source available at your work site. If, for some reason, you need to change power sources, use the following procedure:

- 1. Refer to Fig. 18-3. Notice the small plate near the center of the 8540 rear panel. Using a Phillips screwdriver, remove the screws holding this cover plate.
- 2. Beneath the cover plate, you'll see two slide switches, marked "HI--LOW" and "115--230". These switches select high or low voltage operation for either 115 or 230 volts.
- 3. Set the switches to the voltage of the primary power source. (See Table 18-1 to determine correct settings.)



The fuse rating depends on the voltage selected. The proper fuse must be used.

- 4. Install a fuse with the proper rating in the line fuse holder. For 115 volt operation, use a 3AG, 8 amp, 250 volt, medium-blow (5 sec.) fuse. For 230 volt operation, use a 3AG, 4 Amp, 250 volt, medium-blow (5 sec.) fuse.
- 5. Replace the switch cover plate to indicate the new voltage settings.

Table 18-1
Primary Voltage Switch Selection

Primary Voltage	Switch S300 115230	Switch S301 HILOW
	355555555555	=======================================
90110 Vac	115	LOW
108132 Vac	115	HI
180220 Vac	230	LOW
216250 Vac	230	HI




Fig. 18-3. 8540 primary voltage cover plate.

## RACK-MOUNT PROCEDURE

If you purchased the rack-mount option, you'll find rack-mount hardware in the bottom of the 8540 packing container. The rack-mount slides are already mounted to the sides of your 8540. You must install the slide guides in the rack frame.

Figure 18-4 illustrates the rack-mount guide orientation. Mount the guides in the rack with the hardware provided. Tighten the screws securely. Once the guides are mounted, slide the 8540 into the rack.




Fig. 18-4. Rack-mount guide orientation.

## REMOVING OR INSTALLING A CIRCUIT BOARD

To remove or install a circuit board in the 8540, perform the following procedure:

- 1. Verify that power to the 8540 is OFF.
- 2. Remove the 8540 top cover, according to the procedure given earlier in this section.
- 3. To remove a board, face the front of the 8540, grasp the ejector levers at the upper edges of the circuit board, and lift up on the levers. Pull the board straight up and free of the vertical guides. Then proceed to step 6.
- 4. To install a board, face the front of the 8540, grasp the ejector levers at the upper edges of the circuit board. Align the circuit board with the appropriate socket of the Main Interconnect board, so that the board's component side faces left, as you face the instrument's front panel.
- 5. Slide the circuit board downward, within the vertical guides, until it reaches the Main Interconnect board socket. Then, press down firmly and evenly on the upper edges of the circuit board until it snaps into place.

@

6. Replace the 8540 top cover, according to the procedure given earlier in this section.

## 8540 SYSTEM VERIFICATION

When the preceding installation procedures are completed, the 8540 should be checked for proper operation. Refer to Section 12 of this manual for instructions on system verification.

# REFERENCE MATERIAL

	Page
Introduction	19–1
8540 System Bus Assignments	19-1
8540 I/O Port Address Assignments	10 7
I/O Port Address Definitions	$0_{-1}$
I/O Port Addresses 90, 92, and 94 (Read/Write)	
I/O Port Addresses 91, 93 and 95 (Read/Write)	
I/O Port Address 98 (Read/Write)	
I/O Port Addresses B8 and B9 (Write)	
I/O Port Addresses B8 and B9 (Read)	
I/O Port Addresses CA, CC, and CE (Read/Write)	
I/O Port Addresses CB, CD and CF (Read/Write) 1	
I/O Port Addresses D2 and D3 (Write) 1	
I/O Port Addresses D2 and D3 (Read) 1	
I/O Port Address D8 (Read/Write) 1	
I/O Port Address E8 (Read/Write) 1	
I/O Port Address E9 (Read/Write) 1	
I/O Port Address EA (Read/Write) 1	
I/O Port Address EB (Read/Write) 1	
I/O Port Address EC (Write)	
I/O Port Address ED (Read/Write) 1	
I/O Port Address EE (Write) 1	
I/O Port Address EF (Read) 1	-
I/O Port Address F2 (Read)	
I/O Port Address F3 (Write)	
I/O Port Address F4 (Write)	
I/O Port Address F5 (Write)	
I/O Port Address F6 (Read/Write)	-
I/O Port Address F7 (Read/Write) 1	
I/O Port Address F8 (Write)	-
I/O Port Address F9 (Write)	
I/O Port Address FA (Write)	
I/O Port Address FB (Write)	
I/O Port Address FC (Read/Write)	-
I/O Port Address FD (Read/Write)	-
I/O Port Address FE (Read/Write)	
I/O Port Address FF (Read/Write) 1	9-31

# Reference Material---8540 IU Service

# TABLES

Table No.		
		Page
19-1	8540 System Bus Assignments	19-1
	8540 I/O Port Address Assignments	

19-ii

### REFERENCE MATERIAL

#### INTRODUCTION

This section includes reference material applicable to the 8540: the System Bus assignments and the I/O port address assignments within the 8540.

### 8540 SYSTEM BUS ASSIGNMENTS

The 8540 system bus is contained in the Main Interconnect board. The system bus is a 100-line bus configuration. Some of the lines are common to both the system and program sections. Other lines are dedicated to either the system or program section. Lines 1--60 and 82--100 are common to both system and program sections. Lines 61--81 are dedicated separately to each section. Table 19-1 shows the bus line number, the mnemonic name assigned, and a brief description of each line. This table is useful when reading the functional descriptions of the various circuit boards in this manual. When used in conjunction with the schematic drawings in this manual, this table is also helpful in understanding the function of the various lines.

Table 19-1 8540 System Bus Assignments

Line No.	Mnemonic	Description
COMMON LINE	ES, Lines 160	(System and Program Sections)
14	+5 Vdc	Primary TTL power supply.
58	AUX Bus	Undesignated power bus lines.
910	GND	Common ground with bus lines 1516,   56, 85, and 97100.
1112	+12 Vdc	+12 volt power supply.
1314	-12 Vdc	-12 volt power supply.
1516	GND	Common ground with bus lines 910, 56, 85, and 97100.

Table 19-1 (cont)

	Mnemonic	Description
	•	-60 (System and Program Sections) (cont)
17 18 19 20	AO(L) A1(L) A2(L) A3(L)	Least significant bus address line. Bus address line. Bus address line. Bus address line.
21 22 23	A4(L) A5(L) A6(L)	Bus address line. Bus address line. Bus address line.
24 25 26 27	A7(L) A8(L) A9(L) A10(L)	Bus address line. Bus address line. Bus address line. Bus address line.
28 29 30 31 32	A11(L) A12(L) A13(L) A14(L) A15(L)	Bus address line. Bus address line. Bus address line. Bus address line. Most significant bus address line to system and program sections.
33	CMEM(H)	Bank switch command When high, allows system processor to address program memory.
34	RAM INH(L)	Allows any board to override a RAM address and control the data bus.
35	WD ACCESS(L)	Enables data on 16 bits of the data bus when used in conjunction with a 16-bit emulator.
36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51	DO(L) D1(L) D2(L) D3(L) D4(L) D5(L) D6(L) D7(L) D8(L) D9(L) D11(L) D12(L) D13(L) D14(L) D15(L)	Least significant data bus line.  Most significant data bus line.

Table 19-1 (cont)

Line No.	Mnemonic	Description
	•	-60 (System and Program Sections) (cont)
52	M(L)/IO(H)	Indicates whether the active emulator is addressing memory (low) or I/O (high).
53	WRP(L)	Indicates that data on the bus is valid for a write command.
54	OPREQ(L)	Indicates when a bus operation is in progress.
55	R(H)/W(L)	Read/Write control line. Signifies a Read or Write operation to memory and I/O.
56	GND	Common ground with bus lines 910, 1516, 85, and 97100.
57	JMP CMD(L)	Issued by the Emulator Controller board to initiate a forced emulator processor jump.
58	RUN(L)	Indicates that the active Emulator Processor board is in the RUN state.
59	RESET(L)	Initializes all 8540 logic. RESET(L) is asserted with either power-on or Front Control Panel reset.
60	JMP ACK(L)	A response from the emulator processor to the Emulator Controller board to enable a jump address onto the system address bus.
DEDICATED	LINES TO SYSTEM :	SECTION, Line Nos. 6181
61	INTACK(L)	Issued by the system processor in response to an interrupt request.
62	INT O(L)	Interrupt Level O.
63	INT 1(L)	Interrupt Level 1.
64	INT 2(L)	Interrupt Level 2.
65	INT 3(L)	Interrupt Level 3.
66	INT 4(L)	Interrupt Level 4.

Table 19-1 (cont)

Line No.	Mnemonic	Description
	LINES TO SYSTEM S	SECTION, Line Nos. 6181 (cont)
67	INT 5(L)	Interrupt Level 5.
68	INT 6(L)	Interrupt Level 6.
69	INT 7(L)	Interrupt Level 7.
70	INT 8(L)	Interrupt Level 8.
71	INT 29(L)	Interrupt Level 29.
72	INT 30(L)	Interrupt Level 30.
73	INT 31(L)	Interrupt Level 31.
74	INT 12(L)	Interrupt Level 12.
75	INT 13(L)	Interrupt Level 13.
76	INT 14(L)	Interrupt Level 14.
77	INT 15(L)	Interrupt Level 15.
78	MSTR PSE(L)	Indicates the system processor is paused with its data, control, and address lines tristated.
79	DBG INT(L)	Line from the Emulator Controller board to the System Controller board, used for interrupt request.
80	DBG VEN(L)	Debug vector enable from the system processor, acknowledging the debug interrupt and enabling the debug interrupt vector.
81	MSTR INTD(L)	Master interrupted line from the system processor to Emulator Controller board. This line causes the emulator processor to be paused and the system processor to run.
DEDICATED	LINES TO PROGRAM	SECTION, Line Nos. 6181
61	SLV INTACK(L)	Issued by the emulator processor in response to an interrupt request.
62	SLV INT O(L)	Slave interrupt level 0.

Table 19-1 (cont)

Line No.	Mnemonic	Description
	•	SECTION, Line Nos. 6181 (cont)
63	A16(L)	Extended bus address line to program section.
64	A17(L)	Extended bus address line to program section.
65	A18(L)	Extended bus address line to program section.
66	A19(L)	Extended bus address line to program section.
67	A20(L)	Extended bus address line to program section.
68	A21(L)	Extended bus address line to program section.
69	A22(L)	Extended bus address line to program section.
70	A23(L)	Extended bus address line to program section.
71	DBG INT 29(L)	Debug interrupt provided by the RTPA.
72	DBG INT 30(L)	Debug interrupt provided by the RTPA.
73	DBG INT(L)	Debug interrupt generated by the emulator related hardware and passed on to the system processor (open collector).
74	UPSE(L)	Generated by the emulator processor.
75	SLV OPREQ(L)	Used by the Emulator Controller board and the RTPA.
76	SLV RESET(L)	Used by the Emulator Controller board to reset the emulator processor.
77	SLV PSE(L)	Issued by the Emulator Controller board to the emulator processor.
78	RFSH NW(L)	Issued by the emulator processor to refresh the program memory.
79	SLV INOP(L)	Issued by the RTPA to reset active lines in the emulator processor.
80	SWAP(L)	Used only by the 9900 Emulator Processor to swap addresses in program memory.
81	   Spare 	Spare line in the program section.

Table 19-1 (cont)

	Mnemonic	Description
		-100 (System and Program Sections)
82	FETCH(L)	FETCH line from the active emulator processor, signifying an instruction fetch.
83	PAUSE(L)	Causes all processors to go to an inactive state with control, address, and data lines tristated.
84	MSTR RUN(L)	Indicates the system processor in the System Controller board is running.
85	GND	Common ground with bus lines 910, 1516, 56, and 97100.
86	BYTE ADDR(L)	Causes the memory-board address-shifting mechanism to shift the address lines down one bit position.
87	F.P. HOLD(L)	This line is a request to the system processor, indicating a breakpoint or single-step operation.
88	MSTR INTACK(L)	Master interrupt acknowledge.
89	MSTR INT 3(L)	Master interrupt 3.
90	UMAP(L)	Issued by the System Controller board indicating prototype memory mapping.
91	EMUVEN(L)	Enables interrupt vector generated by emulator related hardware.
92	SELF TEST(L)	Used for diagnostic testing.
93	SLV CLK	Clock output from the active emulator processor.
94	I/O CLK	39.06 kHz from the System Controller board.
95	2650 CLK	10 MHz clock from the System Controller board.
96	SYS CLK	10 MHz clock from the System Controller board.
97100	GND	Common ground with bus lines 910, 1516, 56, and 85.

## 8540 I/O PORT ADDRESS ASSIGNMENTS

The system processor communicates with circuit boards within the 8540 mainframe by means of I/O port addresses. The I/O port addresses are decoded by the circuit board being addressed. The data byte on the data bus associated with this I/O port address contains the communications. Communications take the form of:

- 8-bit parallel data (read or write)
- status information (read)
- control data (write)

The same I/O port address is often used for writing or reading the 8-bit data, and another I/O port address used to write the control byte or read the status byte. The I/O port addresses associated with the standard 8540 circuit boards are described in the sections of this manual that describe the functions of the boards. Table 19-2 is a consolidated listing of all I/O port addresses associated with the 8540, in ascending hexadecimal order.

Table 19-2 8540 I/O Port Address Assignments

I/O Port	Read/Write	Function or Device
1/0 1016	Read/Wilte	 
90	R/W	DMA Controller Channel O address register.
91	R/W	DMA Controller Channel O terminal count register.
92	R/W	DMA Controller Channel 1 address register.
93	R/W	DMA Controller Channel 1 terminal count register.
94	R/W	DMA Controller Channel 2 address register.
95	R/W	DMA Controller Channel 2 terminal count register.
96	R/W	Not used.
97	R/W	Not used.
98	R/W	DMA Controller control and status.
B8	R/W	Program Memory board relocation control (low board).

Table 19-2 (cont)

I/O Port	Read/Write	Function or Device
в9	R/W	Program Memory board relocation control (high board).
CA	R/W	Remote port ACIA control and status.
СВ	R/W	Remote port ACIA data.
CC	R/W	Auxiliary port ACIA control and status.
CD	R/W	Auxiliary port ACIA data.
CE	R/W	System terminal ACIA control and status.
CF	R/W	System terminal ACIA data.
	İ	
D2	W	System RAM board diagnostic control.
D2	R	Parity error address, lower order.
D3	W	System RAM board control.
D3	R	Parity error address, higher order.
D8	R/W	System ROM board control and status.
E8	R/W	High-Speed Serial Communications port data.
E9	R/W	High-Speed Serial Communications control and status.
EA	R/W	Manufacturing Test port control and status.
EB	R/W	Manufacturing Test port data.
EC	W	Interval Timer control port.
EC	R	Programmed system processor reset.
ED	₩   ₩	LED Write port.
ED	R	Switch Read port.
EE	 	Bank Switch.

Table 19-2 (cont)

I/O Port	Read/Write	Function or Device
EF	R	Sync Test port.
FO	R/W	Reserved (decoded but not assigned).
F1	R/W	Reserved (decoded but not assigned).
F2	R	Pending Interrupts port.
F3	W	SVC mapping port.
F4	W	Extended Bank Switch.
F5	W	Jump Address extended.
F6	R	Program Counter Next extended.
<b>F</b> 6	W	Breakpoint 1 extended.
F7	R	Program Counter Last extended.
<b>F</b> 7	W	Breakpoint 2 extended.
F8	W	Debug control port.
<b>F</b> 9	W	Debug command port.
FA	W	Jump Address, lower order.
FB	W	Jump Address, higher order.
FC	W	Breakpoint 1, lower order.
FC	R	Program Counter Next, lower order.
FD	W	Breakpoint 1, higher order.
FD	R R	Program Counter Next, higher order.
FE	W	Breakpoint 2, lower order.
FE	R	Program Counter Last, lower order.
FF	W	Breakpoint 2, higher order.
FF	R R	Program Counter Last, higher order.

#### I/O PORT ADDRESS DEFINITIONS

The following paragraphs describe the I/O port addresses individually. In addition, a complete breakdown of each bit within the data byte is also listed. The I/O port addresses are presented in the same ascending hexadecimal order as listed in Table 19-2.

## I/O Port Addresses 90, 92, and 94 (Read/Write)

I/O port addresses 90, 92 and 94 establish the 16-bit starting addresses for DMA Channels 0, 1 and 2, respectively. Each of these ports must be accessed twice to read or write the starting address of the associated DMA Channel. When the port is first accessed, the data byte contains addresses AO--A7. When the port is accessed the second time, the data byte contains addresses A8--A15. Together, these two bytes contain the starting address for the associated DMA Channel, as follows:

- I/O port addresses --- 90, 92 and 94 (read/write)
  - 90---Channel 0
  - 92---Channel 1
  - 94---Channel 2

## DMA Starting Address

DO---AO/A8 D1---A1/A9 D2---A2/A10 D3---A3/A11 D4---A4/A12 D5---A5/A13 D6---A6/A14 D7---A7/A15

# I/O Port Addresses 91, 93 and 95 (Read/Write)

I/O port addresses 91, 93 and 95 establish the 16-bit terminal count word for DMA Channels 0, 1 and 2, respectively. Each of these ports must be accessed twice to read or write the terminal count word of the associated DMA Channel. When the port is first accessed, the data byte contains the terminal count bits CO--C7. When the port is accessed the second time, the data byte contains the terminal count bits C8--C13, plus one read and one write flag bit. Together, these two bytes contain the terminal count word for the associated DMA Channel, as follows:

- I/O port addresses --- 91, 93 and 95 (read/write)
  - 91---Channel 0
  - 93---Channel 1
  - 95---Channel 2

#### DMA Terminal Count

```
DO---CO/C8
D1---C1/C9
D2---C2/C10
D3---C3/C11
D4---C4/C12
D5---C5/C13
D6---C6/WRITE
D7---C7/READ
```

## I/O Port Address 98 (Read/Write)

This I/O Port accesses two 8-bit registers. A write to I/O port 98 loads the DMA Mode Register, and a read of I/O port 98 reads the DMA Status Register. The information is contained in the read and write data bytes as follows:

• I/O port address --- 98 (write)

## DMA Mode Register

```
DO---Enables DMA Channel O (1=enable)
D1---Enables DMA Channel 1 (1=enable)
D2---Enables DMA Channel 2 (1=enable)
D3---Enables DMA Channel 3 (not used; set to 0)
D4---Enables rotating priority (1=enable)
D5---Enables extended write (1=enable)
D6---Enables TC stop (1=enable)
D7---Enables Autoload (1=enable)
```

• I/O port address --- 98 (read)

DMA Status Register

```
DO---TC status for Channel O
D1---TC status for Channel 1
D2---TC status for Channel 2
D3---TC status for Channel 3 (not used)
D4---Update flag
D5---Not used (set to 0)
D6---Not used (set to 0)
D7---Not used (set to 0)
```

# I/O Port Addresses B8 and B9 (Write)

I/O port address B8 accesses the lower Program Memory board (0000---7FFF) and I/O port address B9 accesses the upper Program Memory board (8000---FFFF). A write to either I/O port address places the first four bits of the control byte (the Physical Address bits) in the associated memory relocation RAM. The remaining bits in the control byte are used to control associated logic circuits. The information is contained in the data byte as follows:

• I/O port address --- B8 and B9 (write)

Low and High Memory Board Control Byte

```
DO---PAO
D1---PA1
D2---PA2
D3---PA3
D4---Relocation Logic (1=disable)
D5---Counter Reset (1=reset)
D6---Extended Bank Comparator (1=disable)
D7---Not used (set to 0)
```

# I/O Port Addresses B8 and B9 (Read)

I/O port address B8 accesses the lower Program Memory board and I/O port address B9 accesses the upper Program Memory board. A read from either address retrieves the status byte from the specified memory relocation logic and associated logic circuitry, as follows:

• I/O port address --- B8 and B9 (read)

Low and High Memory Board Status Byte

```
DO---PAO
D1---PA1
D2---PA2
D3---PA3
D4---Disable Latch status (1=disable)
D5---Not used
D6---Extended Bank disable status (1=disable)
D7---Not used
```

# I/O Port Addresses CA, CC, and CE (Read/Write)

I/O port addresses CA, CC and CE are used to access the various ACIA ports: Remote Communications Port (address CA), Auxiliary Port (address CC), or System Terminal Port (address CE). When any of these ports is accessed during a write operation, the associated control byte is sent to the Port's ACIA. When these addresses are read, a status byte is received from the associated Port's ACIA. The information is contained in the control and status data bytes as follows: (Refer to the manufacturer's data sheet for more detailed information on the setting of the bits in the control and status bytes.)

- CA---ACIA Remote Communications Port
- CC---ACIA Auxiliary Port
- CE---ACIA System Terminal Port
  - I/O port addresses --- CA, CC and CE (write)

#### ACIA Port Control Byte

```
DO---CRO (Counter Divide Select 1)
D1---CR1 (Counter Divide Select 2)
D2---CR2 (Word Select 1)
D3---CR3 (Word Select 2)
D4---CR4 (Word Select 3)
D5---CR5 (Transmitter Control 1)
D6---CR6 (Transmitter Control 2)
D7---CR7 (Receive Interrupt Enable)
```

• I/O port addresses --- CA, CC and CE (read)

#### ACIA Port Status Byte

DO---RDRF (Receiver Data Register Full)
D1---TDRE (Transmit Data Register Empty)
D2---DCD (Data Carrier Detect)
D3---CTS (Clear-To-Send)
D4---FE (Framing Error)
D5---OVRN (Receiver Overrun)
D6---PE (Parity Error)
D7---IRQ (Interrupt Request)

# I/O Port Addresses CB, CD and CF (Read/Write)

A write to I/O port addresses CB, CD and CF loads the data byte into the associated ACIA's transmit data register, for transmission to the external peripheral connected to the ACIA port: Remote Communications Port (CB), Auxiliary Port (CD), or System Terminal Port (CF). A read of these I/O port addresses reads the contents of the associated ACIA's receive data register and places the data read on the 8540 data bus.

- I/O port address --- CB, CD and CF (read/write)
  - CB---ACIA Remote Communications Port
  - CD---ACIA Auxiliary Port
  - CF---ACIA System Terminal Port

#### ACIA Data Byte

DO---BDO D1---BD1 D2---BD2 D3---BD3 D4---BD4 D5---BD5 D6---BD6 D7---BD7

# I/O Port Addresses D2 and D3 (Write)

When I/O port addresses D2 or D3 are written to, a control byte is sent to the System RAM board. The control byte of port address D2 is used by the diagnostic programs to check various functions on the System RAM board. The data byte controls the refresh interrupt, parity error interrupt, and parity complement. In addition, five bits from the control byte are used to turn five LED indicators OFF or ON. The associated control byte of port address

D3 is used for paging selections. The information is contained in the control bytes as follows:

• I/O port address --- D2 (write)

Diagnostic Control Byte

```
DO---Refresh Interrupt Enable (1=enable)
D1---Parity Error (1=enable)
D2---Parity Complement (1=complement; O=true parity)
D3---Diagnostic LED (1=off)
D4---Diagnostic LED (1=off)
D5---Diagnostic LED (1=off)
D6---Diagnostic LED (1=off)
D7---Diagnostic LED (1=off)
```

#### NOTE

All bits are set to zero at power-up.

• I/O port address --- D3 (write)

System RAM Control Byte

```
DO---Not used
D1---Not used
D2---Not used
D3---Not used
D4---Not used
D5---A13 (To Paging Switch)
D6---A14 (To Paging Switch)
D7---A15 (To Paging Switch)
```

# I/O Port Addresses D2 and D3 (Read)

I/O port addresses D2 and D3 access the parity error address latches, on the System RAM board. A read from address D2 enables the lower-order address latch, and forces the low-order parity error address onto the data bus. A read from address D3 enables the higher-order address latch, and forces the high-order parity error address onto the data bus.

The information is contained in the read data bytes as follows:

• I/O port address --- D2 (read)

Low-Order Parity Error Address

```
DO---AO
```

D1---A1

D2---A2

D3---A3

D4---A4

D5---A5

D6---A6

D7---A7

• I/O port address --- D3 (read)

High-Order Parity Error Address

DO---A8

D1---A9

D2---A10

D3---A11

D4---A12

D5---A13

D6---A14

D7---A15

# I/O Port Address D8 (Read/Write)

I/O port address D8 is decoded by an arrangement of NAND gates on the System ROM board. The decoder provides READ and WRITE control lines to enable or disable various read/write buffers. These buffers permit read/write functions that are dependent on the control and status bytes associated with the I/O port address D8. The control and status bytes contain the following information:

• I/O port address --- D8 (write)

System ROM Control Byte

```
DO---CO ---
D1---C1 |
D2---C2 |---Five chip select bits.
D3---C3 |
D4---C4 ---
D5---Not used
D6---EE (EEPROM Write Enable) (1=enable)
D7---RE (ROM Board Enable) (1=enable)
```

• I/O port address --- D8 (read)

System ROM Status Byte

# I/O Port Address E8 (Read/Write)

The HSI port's UART is activated by I/O port addresses E8 and E9. I/O port address E8 permits the system processor to read or write parallel data from/to the UART. A write to I/O port E8 permits the system processor to load parallel data from the data bus into the UART's transmitter buffer register. The UART converts the parallel data to serial data and transmits it to the 8560.

During a read operation, the UART converts the serial data from the 8560 to parallel data and stores it in the UARTs receiver buffer register. A read of I/O port E8 permits the system processor to read the parallel data in the UART's receiver buffer register.

The data byte associated with I/O port address E8 for both read and write operations is as follows:

• I/O port address --- E8 (read/write)

HSI Parallel Data Byte

```
DO---DO
D1---D1
D2---D2
D3---D3
D4---D4
D5---D5
D6---D6
D7---D7
```

# I/O Port Address E9 (Read/Write)

I/O port address E9 provides control of the HSI UART and DMA ports during a write operation, and the status of the ports during a read operation. The information is contained in the control and status bytes as follows:

• I/O port address --- E9 (write)

HSI Port Control Byte

```
DO---DMA Channel O --- Memory-to-Memory Read
    (O=program memory, 1=system memory)
D1---HSIN (High-speed Serial In) Interrupt Enable
    (1=enable)
D2---HSO (High-speed Serial Out) Interrupt Enable
    (1=enable)
D3---DENBL (DMA Interrupt Enable)
    (1=enable)
D4---DMAR (DMA Read Enable; from memory)
    (1=enable)
D5---DMAW (DMA Write Enable; to memory)
    (1≅enable)
D6---DMA Channel 1 --- Memory-to-Memory Write
    (O=program memory, 1=system memory)
D7---DMA Channel 2 --- DMA-to-HSI Read/Write
    (O=program memory, 1=system memory)
```

• I/O port address --- E9 (read)

HSI Port Status Byte

```
DO---DA (HSI Data Available)
    (1=data available)

D1---TBRE (HSI Transmit Buffer Register Empty)
    (1=buffer empty)

D2---OE (Overrun Error)
    (1=error)

D3---FE (Framing Error)
    (1=error)

D4---PE (Parity Error)
    (1=error)

D5---Receive Error Flag
    (1=error received)

D6---Self Test LED (Front Panel)

D7---HSI Port CTS Flag
    (1=clear-to-send)
```

# I/O Port Address EA (Read/Write)

I/O port address EA provides control and status of the 8-bit Parallel Test Port. During a write operation, the control byte is clocked into an 8-bit latch. During a read operation, the status byte is gated onto the data bus. The information is contained in the control and status bytes as follows:

• I/O port address --- EA (write)

Parallel Test Port Control Byte

```
DO---STRB
D1---CO
D2---C1
D3---UM/WP ENBL (1=enable)
D4---DISC INTRPT ENBL (1=enable)
D5---BOOT ROM ENBL (0=enable)
D6---DIAG ROM ENBL (1=enable)
D7---WR PTCT INTRPT ENBL (1=enable)
```

• I/O port address --- EA (read)

Parallel Test Port Status Byte

```
DO---Not used
D1---Not used
D2---Not used
D3---Not used
D4---Not used
D5---Not used
D6---Not used
D7---Disc Flag=1
```

# I/O Port Address EB (Read/Write)

During a write operation, the associated data byte of I/O port address EB contains the 8-bit parallel data for the Parallel Test Port. During a read operation, the 8-bit parallel data is gated onto the system data bus. The information is contained in the data bytes as follows:

• I/O port address --- EB (write)

Parallel Test Port Data Output

```
DO---DODO
D1---DOD1
D2---DOD2
D3---DOD3
D4---DOD4
D5---DOD5
D6---DOD6
D7---DOD7
```

• I/O port address --- EB (read)

Parallel Test Port Data Input

```
DO---DIDO
```

D1---DID1

D2---DID2

D3---DID3

D4---DID3

D5---DID5

D6---DID6

D7---DID7

# I/O Port Address EC (Write)

I/O port address EC is used to enable/disable the interval timer and to reset the 2650A-1 microprocessor. A write to this port enables or disables the interval timer by setting the correct bits in the data byte. A read of this port resets the 2650A-1 (the associated data byte is disregarded).

• I/O port address --- EC (write)

Interval Timer Enable Byte

```
DO---Interval Timer (1=enabled, O=disabled)
```

D1---Not used

D2---Not used

D3---Not used

D4---Not used

D5---Not used

D6---Not used

D7---Not used

• I/O port address --- EC (read)

Associated data byte is not used.

# I/O Port Address ED (Read/Write)

I/O port address ED is used to display the status and error code messages from the power-up diagnostic tests on six LEDs. This port is also used to determine the positions of the 6-bit DIP switch used during the power-up tests. When this port is written to, the associated data byte is used to enable or disable the six LEDs. When this port is read, the logic states of the 6-bit DIP switch are forced onto the data bus. The information is contained in the data bytes as follows:

• I/O port address --- ED (write)

LED Display Port

```
DO---LED O (1=enabled)
D1---LED 1 (1=enabled)
D2---LED 2 (1=enabled)
D3---LED 3 (1=enabled)
D4---LED 4 (1=enabled)
D5---Front Panel LED (self test)(1=enabled)
D6---Not used
D7---Not used
```

• I/O port address --- ED (read)

Power-Up Mode Switch Port

```
DO---Not used
D1---Not used
D2---Switch position 1 (1=Open or Off)
D3---Switch position 2 (1=Open or Off)
D4---Switch position 3 (1=Open or Off)
D5---Switch position 4 (1=Open or Off)
D6---Switch position 5 (1=Open or Off)
D7---Switch position 6 (1=Open or Off)
```

# I/O Port Address EE (Write)

I/O port EE is the Bank Switching port. A write to this I/O port determines which 16K memory block is accessed, selects system or program memory, and enables or disables the MAPEN(H) signal to memory map/write protect circuitry. The information is contained in the data byte as follows:

• I/O port address --- EE (write)

Bank Switching Byte

```
DO---Address Bit BA14
D1---Address Bit BA15
D2---CMEM(H) (1=system memory, O=program memory)
D3---MAPEN(H) (1=enable)
D4---Not used
D5---Not used
D6---Not used
D7---Not used
```

The states of BA14 and BA15 determine which 16K block of memory is accessed, as follows:

BA15	BA14	Memory selected
=====	=====	=======================================
0	0	00003FFF
0	1	40007FFF
1	0	8000 <b></b> BFFF
1	1	COOOFFFF

# I/O Port Address EF (Read)

I/O port EF is the Sync I/O port. This port is used for test purposes during a read operation. When I/O port EF is read, the control line SYNC(L) goes low. This control line can then be tested at TP-2. The data on the data bus is disregarded.

#### I/O Port Address F2 (Read)

I/O port address F2 provides access to the Interrupt Pending Register on the Emulator Controller board. This register contains the status of the eight interrupts that are generated on the Emulator Controller board. The information is contained in the data byte as follows:

• I/O port address --- F2 (read)

Interrupt Pending Register

DO---Interrupt 31

D1---Interrupt 30

D2---Interrupt 29

D3---Diagnostics

D4---Emulator Halt

D5---Single-cycle

D6---BP2

D7---BP1

#### I/O Port Address F3 (Write)

I/O port address F3 provides access to the SVC Mapping Register. This register allows emulator processor SVCs to be mapped to any address between 0000 and 00FF on even 16-byte boundaries. The information is contained in the data byte as follows:

• I/O port address --- F3 (write)

SVC Mapping Register (Data byte is complemented.)

DO---SVCO(H)

D1---SVC1(H)

D2---SVC2(H)

D3---SVC3(H)

D4---Not used

D5---Not used

D6---Not used

D7---Not used

# I/O Port Address F4 (Write)

I/O port address F4 provides access to the Extended Bank Switch Register. The system processor writes the upper eight bits of an extended bank address into this register. The information is contained in the data byte as follows:

• I/O port address --- F4 (write)

Extended Bank Switch Register (Data byte is complemented.)

DO---A16

D1---A17

D2---A18

D3---A19

D4---A20

D5---A21

D6---A22

D7---A23

# I/O Port Address F5 (Write)

I/O port address F5 provides access to the Extended Jump Address Register. When JMP ADR EXTD(L) is asserted, the system processor writes an 8-bit extended jump address into this register. The information is contained in the data byte as follows:

• I/O port address --- F5 (write)

Extended Jump Address Register (Data byte is complemented.)

DO---JA16

D1---JA17

D2---JA18

D3---JA19

D4---JA20

D5---JA21

D6---JA22

D7---JA23

# I/O Port Address F6 (Read/Write)

 $\rm I/O$  port address F6 provides access to the BP1 Extended Address Register during a write operation, and permits reading the PC Next Extended Address Register during a read operation.

A write to I/O port F6 loads the BP1 Extended Address Register. This register is compared to each program address. When a program address is equal to the contents of the BP1 Extended Address Register, an interrupt is issued for breakpoint 1.

A read to I/O port F6 accesses the PC Next Extended Address Register. When the system processor reads this register, the PC NEXT EXTD(L) signal goes low, and the address of the next program instruction is forced onto the data bus.

The information is contained in the data bytes as follows:

• I/O port address --- F6 (write)

BP1 Extended Address Register (Data byte is complemented.)

DO---BA1-16

D1---BA1-17

D2---BA1-18

D3---BA1-19

D4---BA1-20

D5---BA1-21

D6---BA1-22

D7---BA1-23

• I/O port address --- F6 (read)

PC Next Extended Address Register

DO---PCN-16

D1---PCN-17

D2---PCN-18

D3---PCN-19

D4---PCN-20

D5---PCN-21

D6---PCN-22

D7---PCN-23

## I/O Port Address F7 (Read/Write)

I/O port address F7 provides access to the BP2 Extended Address Register during a write operation, and permits reading the PC Last Extended Address Register during a read operation.

A write to I/O port F7 loads the BP2 Extended Address Register. This register is compared to each program address. When a program address is equal to the contents of the BP2 Extended Address Register, an interrupt is issued for breakpoint 2.

A read to I/O port F7 accesses the PC Next Extended Address Register. When the system processor reads this register, the PC LAST EXTD(L) signal goes low, and the address of the last program instruction is forced onto the data bus.

The information is contained in the data bytes as follows:

• I/O port address --- F7 (write)

BP2 Extended Address Register (Data byte is complemented.)

DO---BA2-16

D1---BA2-17

D2---BA2-18

D3---BA2-19

D4---BA2-20

D5---BA2-21

D6---BA2-22

D7---BA2-23

• I/O port address --- F7 (read)

PC Last Extended Address Register

```
DO---PCL-16
D1---PCL-17
D2---PCL-18
D3---PCL-19
D4---PCL-20
D5---PCL-21
D6---PCL-22
D7---PCL-23
```

# I/O Port Address F8 (Write)

I/O port F8 is the Debug Control Port. When this port is written to, the OUT CNTRL(L) signal goes low, and the lower five bits of the data bus are forced into the breakpoint register. The information is contained in the data byte as follows:

• I/O port address --- F8 (write)

Debug Control Byte

```
(Data byte is complemented.)

DO---B1R - Enable BP1 on read (O=enable)
D1---B1W - Enable BP1 on write (O=enable)
D2---B2R - Enable BP2 on read (O=enable)
D3---B2W - Enable BP2 on write (O=enable)
D4---S/CY - Enable single-cycle (O=enable)
D5---Not used
D6---Not used
D7---Not used
```

# I/O Port Address F9 (Write)

I/O port F9 is the Debug Command Port. When this port is written to, the OUT CMD(L) signal goes low, and the lower five bits of the data bus act as control signals and are sent to four flip-flops and a NAND gate. The information is contained in the data byte as follows:

• I/O port address --- F9 (write)

```
Debug Command Byte
(Data byte is complemented.)

DO---FR - Forced reset (O=reset enable)
D1---FI - Forced interrupt (O=enable)
D2---FJ - Forced jump (O=enable)
D3---IM - Mask debug interrupts (O=enable)
D4---SVC - Enable SVC (1=enable)
D5---SE - Sequence Enable (O=enable)
D6---Not used
D7---Not used
```

# I/O Port Address FA (Write)

I/O port address FA provides access to the Low-Order Jump Address Register. When I/O port FA is written to, the JMP ADR LO(L) signal goes low, and the states of each bit of the data bus are stored in this register as the low-order byte of a forced jump address. The information is contained in the data byte as follows:

• I/O port address --- FA (write)

Low-Order Jump Address Register (Data byte is complemented.)

```
DO---JAO
D1---JA1
D2---JA2
D3---JA3
D4---JA4
D5---JA5
D6---JA6
D7---JA7
```

# I/O Port Address FB (Write)

I/O port address FB permits access to the High-Order Jump Address Register. When I/O port FB is written to, the JMP ADR HI(L) signal goes low, and the states of each bit of the data bus are stored in this register as the High-Order byte of a forced jump address. The information is contained in the data byte as follows:

• I/O port address --- FB (write)

High-Order Jump Address Register (Data byte is complemented.)

DO---JA8

D1---JA9

D2---JA10

D3---JA11

D4---JA12

D5---JA13

D6---JA14

D7---JA15

#### I/O Port Address FC (Read/Write)

I/O port address FC provides access to the BP1 Low-Order Address Register during a write operation, and to the PC Next Low-Order Address Register during a read operation.

A write to I/O port FC loads the BP1 Low-Order Address Register. contents of this register are compared to the least significant byte of each program address. When the least significant byte of a program address is equal to the contents of the BP1 Low-Order Address Register, an interrupt is issued for breakpoint 1.

A read of I/O port FC accesses the PC Next Low-Order Address Register. the system processor reads this register, the PC NEXT LO(L) signal goes low, and the least significant byte of the address of the next program instruction is forced onto the data bus.

The information is contained in the read and write data bytes as follows:

• I/O port address --- FC (write)

BP1 Low-Order Address Register (Data byte is complemented.)

DO---BA1-O

D1---BA1-1

D2---BA1-2

D3---BA1-3

D4---BA1-4 D5---BA1-5

D6---BA1-6 D7---BA1-7 • I/O port address --- FC (read)

PC Next Low-Order Address Register

DO---PCNO

D1---PCN1

D2---PCN2

D3---PCN3

D4---PCN4

D5---PCN5

D6---PCN6

D7---PCN7

# I/O Port Address FD (Read/Write)

 $\rm I/O$  port address FD provides access to the BP1 High-Order Address Register during a write operation, and to the PC Next High-Order Address Register during a read operation.

A write to I/O port FD loads the BP1 High-Order Address Register. The contents of this register are compared to the most significant byte of each program address. When the most significant byte of a program address is equal to the contents of the BP1 High-Order Address Register, an interrupt is issued for breakpoint 1.

A read of I/O port FD accesses the PC Next High-Order Address Register. When the system processor reads this register, the PC NEXT  $\rm HI(L)$  signal goes low, and the most significant byte of the address of the next program instruction is forced onto the data bus.

The information is contained in the read and write data bytes as follows:

• I/O port address --- FD (write)

BP1 High-Order Address Register (Data byte is complemented.)

DO---BA1-8

D1---BA1-9

D2---BA1-10

D3---BA1-11

D4---BA1-12

D5---BA1-13

D6---BA1-14

D7---BA1-15

• I/O port address --- FD (read)

PC Next High-Order Address Register

```
DO---PCN8
```

D1---PCN9

D2---PCN10

D3---PCN11

D4---PCN12

D5---PCN13

D6---PCN14

D7---PCN15

## I/O Port Address FE (Read/Write)

 $\rm I/O$  port address FE provides access to the BP2 Low-Order Address Register during a write operation, and to the PC Last Low-Order Address Register during a read operation.

A write to I/O port FE loads the BP2 Low-Order Address Register. The contents of this register are compared to the least significant byte of each program address. When the least significant byte of a program address is equal to the contents of the BP2 Low-Order Address Register, an interrupt is issued for breakpoint 2.

A read of I/O port FE accesses the PC Last Low-Order Address Register. When the system processor reads this register, the PC LAST LO(L) signal goes low and the least significant byte of the address of the next program instruction is forced onto the data bus.

The information is contained in the read and write data bytes as follows:

• I/O port address --- FE (write)

BP2 Low-Order Address Register (Data byte is complemented.)

DO---BA2-0

D1---BA2-1

D2---BA2-2

D3---BA2-3

D4---BA2-4

D5---BA2-5

D6---BA2-6

• I/O port address --- FE (read)

PC Last Low-Order Address Register

DO---PCLO

D1---PCL1

D2---PCL2

D3---PCL3

D4---PCL4

D5---PCL5

D6---PCL6

D7---PCL7

### I/O Port Address FF (Read/Write)

 $\rm I/O$  port address FF provides access to the BP2 High-Order Address Register during a write operation, and to the PC Last High-Order Address Register during a read operation.

A write to I/O port FF loads the BP2 High-Order Address Register. The contents of this register are compared to the most significant byte of each program address. When the most significant byte of a program address is equal to the contents of the BP2 High-Order Address Register, an interrupt is issued for breakpoint 2.

A read of I/O port FF accesses the PC Last High-Order Address Register. When the system processor reads this register, the PC LAST  $\rm HI(L)$  signal goes low and the most significant byte of the address of the next program instruction is forced onto the data bus.

The information is contained in the read and write data bytes as follows:

• I/O port address --- FF (write)

BP2 High-Order Address Register (Data byte is complemented.)

DO---BA2-8

D1---BA2-9

D2---BA2-10

D3---BA2-11

D4---BA2-12

D5---BA2-13

D6---BA2-14 D7---BA2-15

# Reference Material---8540 IU Service

• I/O port address --- FF (read)

PC Last High-Order Address Register

DO---PCL8

D1---PCL9

D2---PCL10

D3---PCL11

D4---PCL12

D5---PCL13

D6---PCL14 D7---PCL15

# SECTION 20 REPLACEABLE ELECTRICAL PARTS

#### PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

#### LIST OF ASSEMBLIES

A list of assemblies can be found at the beginning of the Electrical Parts List. The assemblies are listed in numerical order. When the complete component number of a part is known, this list will identify the assembly in which the part is located.

# CROSS INDEX-MFR. CODE NUMBER TO MANUFACTURER


The Mfr. Code Number to Manufacturer index for the Electrical Parts List is located immediately after this page. The Cross Index provides codes, names and addresses of manufacturers of components listed in the Electrical Parts List.

#### **ABBREVIATIONS**


Abbreviations conform to American National Standard Y1.1.

## COMPONENT NUMBER (column one of the Electrical Parts List)

A numbering method has been used to identify assemblies, subassemblies and parts. Examples of this numbering method and typical expansions are illustrated by the following:



Read: Resistor 1234 of Assembly 23



Read: Resistor 1234 of Subassembly 2 of Assembly 23

Only the circuit number will appear on the diagrams and circuit board illustrations. Each diagram and circuit board illustration is clearly marked with the assembly number. Assembly numbers are also marked on the mechanical exploded views located in the Mechanical Parts List. The component number is obtained by adding the assembly number prefix to the circuit number.

The Electrical Parts Libt is divided and arranged by assemblies in numerical sequence (e.g., assembly A1 with its subassemblies and parts, precedes assembly A2 with its subassemblies and parts).

Chassis-mounted parts have no assembly number prefix and are located at the end of the Electrical Parts List.

# TEKTRONIX PART NO. (column two of the Electrical Parts List)

Indicates part number to be used when ordering replacement part from Tektronix.

# SERIAL/MODEL NO. (columns three and four of the Electrical Parts List)

Column three (3) indicates the serial number at which the part was first used. Column four (4) indicates the serial number at which the part was removed. No serial number entered indicates part is good for all serial numbers.

#### NAME & DESCRIPTION (column five of the Electrical Parts List)

In the Parts List, an Item Name is separated from the description by a colon (:). Because of space limitations, an Item Name may sometimes appear as incomplete. For further Item Name identification, the U.S. Federal Cataloging Handbook H6-1 can be utilized where possible.

# MFR. CODE (column six of the Electrical Parts List)

Indicates the code number of the actual manufacturer of the part. (Code to name and address cross reference can be found immediately after this page.)

# MFR. PART NUMBER (column seven of the Electrical Parts List)

Indicates actual manufacturers part number.

# Replaceable Electrical Parts—8540 IU Service

# CROSS INDEX—MFR. CODE NUMBER TO MANUFACTURER

Mfr. Code	Manufacturer	Address	City, State, Zip
000CG	TECCOR ELECTRONICS, INC.	1101 PAMELA DRIVE PO BOX 669	EULESS, TX 76039
000FJ	MARCOM SWITCHES INC.	MARQUARDT 67 ALBANY ST.	CAZENOVIA, N.Y. 13035
00779	AMP, INC.	Р О ВОХ 3608	HARRISBURG, PA 17105
00853	SANGAMO ELECTRIC CO., S. CAROLINA DIV.	P O BOX 128	PICKENS, SC 29671
01121	ALLEN-BRADLEY COMPANY	1201 2ND STREET SOUTH	MILWAUKEE, WI 53204
01295	TEXAS INSTRUMENTS, INC., SEMICONDUCTOR GROUP	P O BOX 5012, 13500 N CENTRAL EXPRESSWAY	DALLAS, TX 75222
03508	GENERAL ELECTRIC COMPANY, SEMI-CONDUCTOR PRODUCTS DEPARTMENT	ELECTRONICS PARK	SYRACUSE, NY 13201
04222	AVX CERAMICS, DIVISION OF AVX CORP.	P O BOX 867, 19TH AVE. SOUTH	MYRTLE BEACH, SC 29577
04713	MOTOROLA, INC., SEMICONDUCTOR PROD. DIV.	5005 E MCDOWELL RD, PO BOX 20923	PHOENIX, AZ 85036
07263	FAIRCHILD SEMICONDUCTOR, A DIV. OF		
	FAIRCHILD CAMERA AND INSTRUMENT CORP.	464 ELLIS STREET	MOUNTAIN VIEW, CA 94042
09353	C AND K COMPONENTS, INC.	103 MORSE STREET	WATERTOWN, MA 02172
10582	CTS OF ASHEVILLE, INC.	MILLS GAP ROAD	SKYLAND, NC 28776
11236	CTS OF BERNE, INC.	406 PARR RD.	BERNE, IN 46711
14433	ITT SEMICONDUCTORS	3301 ELECTRONICS WAY	
		P O BOX 3049	WEST PALM BEACH, FL 33402
15238	ITT SEMICONDUCTORS, A DIVISION OF INTER	1/2 500	
1000/	NATIONAL TELEPHONE AND TELEGRAPH CORP.	P.O. BOX 168, 500 BROADWAY	LAWRENCE, MA 01841
18324	SIGNETICS CORP.	811 E. ARQUES	SUNNYVALE, CA 94086
20932	EMCON DIV OF ILLINOIS TOOL WORKS INC.	11620 SORRENTO VALLEY RD	GAY DIREC GL 00101
22526	DEDG ELECTRONICO INC	P O BOX 81542	SAN DIEGO, CA 92121
22526 27014	BERG ELECTRONICS, INC.	YOUK EXPRESSWAY	NEW CUMBERLAND, PA 17070
32997	NATIONAL SEMICONDUCTOR CORP. BOURNS, INC., TRIMPOT PRODUCTS DIV.	2900 SEMICONDUCTOR DR. 1200 COLUMBIA AVE.	SANTA CLARA, CA 95051 RIVERSIDE, CA 92507
34335	ADVANCED MICRO DEVICES	901 THOMPSON PL.	SUNNYVALE, CA 94086
34649	INTEL CORP.	3065 BOWERS AVE.	SANTA CLARA, CA 95051
50522	MONSANTO CO., ELECTRONIC SPECIAL	3003 DOWERD AVE.	BANTA OLINIA, OR 75051
303 <b></b>	PRODUCTS	3400 HILLVIEW AVENUE	PALO ALTO, CA 94304
51984	NEC AMERICA INC. RADIO AND	3100 HELDTEN HINNED	Time time, on 54304
	TRANSMISSION DIV.	2990 TELESTAR CT. SUITE 212	FALLS CHURCH, VA 22042
54473	MATSUSHITA ELECTRIC, CORP. OF AMERICA	1 PANASONIC WAY	SECAUCUS, NJ 07094
55680	NICHICON/AMERICA/CORP.	6435 N PROESEL AVENUE	CHICAGO, IL 60645
56289	SPRAGUE ELECTRIC CO.	87 MARSHALL ST.	NORTH ADAMS, MA 01247
57668	R-OHM CORP.	16931 MILLIKEN AVE.	IRVINE, CA 92713
71400	BUSSMAN MFG., DIVISION OF MCGRAW-		,
	EDISON CO.	2536 W. UNIVERSITY ST.	ST. LOUIS, MO 63107
72619	DIALIGHT, DIV. AMPEREX ELECTRONIC	203 HARRISON PLACE	BROOKLYN, NY 11237
72982	ERIE TECHNOLOGICAL PRODUCTS, INC.	644 W. 12TH ST.	ERIE, PA 16512
75042	TRW ELECTRONIC COMPONENTS, IRC FIXED		
	RESISTORS, PHILADELPHIA DIVISION	401 N. BROAD ST.	PHILADELPHIA, PA 19108
75378	CTS KNIGHTS, INC.	400 REIMANN AVE.	SANDWICH, IL 60548
80009	TEKTRONIX, INC.	P O BOX 500	BEAVERTON, OR 97077
81541	AIRPAX ELECTRONICS, INC.	WOODS ROAD	CAMBRIDGE, MD 21613
82877	ROTRON, INC.	7-9 HASBROUCK LANE	WOODSTOCK, NY 12498
83003	VARO, INC.	P O BOX 411, 2203 WALNUT STREET	GARLAND, TX 75040
90095	TECHNITROL INC.	1952 ALLEGHENY AVE.	PHILADELPHIA, PA 19134
90201	MALLORY CAPACITOR CO., DIV. OF	3029 E. WASHINGTON STREET	
91637	P. R. MALLORY AND CO., INC. DALE ELECTRONICS, INC.	P. O. BOX 372 P. O. BOX 609	INDIANAPOLIS, IN 46206 COLUMBUS, NE 68601

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code I	Mfr Part Number
A05	119-1303-01		POWER SUPPLY:	80009	119-1303-01
A06	119-1304-01		POWER SUPPLY:	80009	119-1304-01
A10	670-6541-00		CKT BOARD ASSY: COMM INTERFACE	80009	670-6541-00
A20	670-6540-00		CKT BOARD ASSY: SYSTEM CONTROLLER	80009	670-6540-00
A30	670-6542-00		CKT BOARD ASSY: 32K SYSTEM, PROGRAM MEMORY	80009	670-6542-00
A40	670-6543-00		CKT BOARD ASSY: EMULATOR CONTROLLER	80009	670-6543-00
A50			CKT BOARD ASY: FRONT PANEL		
1130			(NOT REPLACEABLE ORDER 672-0884-00)		
A60	670-6545-00		CKT BOARD ASSY:MAIN INTERCONNECT (NO ELECTRICAL PARTS)	80009	670-6545-00
A80	670-7342-00	B010100 B010274	CKT BOARD ASSY: 64K SYSTEM RAM	80009	670-7342-00
A80	670-7342-01	B010275	CKT BOARD ASSY: 64K SYSTEM RAM	80009	670-7342-01
A90	670-7341-00		CKT BOARD ASSY:SYSTEM ROM	80009	670-7341-00
A90	670-7341-01	во20385	CKT BOARD ASSY:SYSTEM ROM	80009	670-7341-01
A05	119-1303-01		POWER SUPPLY: 4.75-7.0VDC, 36A OUT	80009	119-1303-01
A05C1	290-0903-00		CAP., FXD, ELCTLT: 9000UF, 15V	90201	TCX902U015N2C3B
A05C2	290-0904-00		CAP., FXD, ELCTLT: 64000UF, 15V	90201	CGS643U015V4C3PH
				90201	
A05C3	290-0904-00		CAP., FXD, ELCTLT: 64000UF, 15V		192P10292
A05C4	285-0862-00		CAP., FXD, PLSTC: 0.001, 10%, 100V		
A05C5	290-0778-00		CAP., FXD, ELCTLT: 1UF, +50-10%, 50V	544/3	ECE-A50N1
A05C6	290-0903-00		CAP., FXD, ELCTLT: 9000UF, 15V	90201	TCX902U015N2C3B
A05CR1	152-0198-00		SEMICOND DEVICE: SILICON, 200V, 3A	03508	1N5624
A05CR2	152-0198-00		SEMICOND DEVICE: SILICON, 200V, 3A		1N5624
			SEMICOND DEVICE: RECT, SI, DUAL, COMMON ANODE	83003	R711A
A05CR3	152-0729-00			03508	1N5624
A05CR6	152-0198-00		SEMICOND DEVICE: SILICON, 200V, 3A	03508	1N5624 1N5624
A05CR7	152-0198-00		SEMICOND DEVICE: SILICON, 200V, 3A	03506	1N3624
A05CR9	152-0279-00		SEMICOND DEVICE: ZENER, 0.4W, 5.1V, 5%	04713	SZG35010RL
A05CR10	152-0066-00		SEMICOND DEVICE: SILICON, 400V, 750MA	14433	LG4016
A05Q1	151-0454-00		TRANSISTOR: SILICON, NPN	80009	151-0454-00
A05Q2	151-0633-00		TRANSISTOR: SILICON, NPN	80009	151-0633-00
A05Q3	151-0633-00		TRANSISTOR: SILICON, NPN	80009	151-0633-00
A05Q4	151-0633-00		TRANSISTOR: SILICON, NPN	80009	151-0633-00
			·	00000	
A05Q5	151-0633-00		TRANSISTOR: SILICON, NPN	80009	151-0633-00
A05Q6	151-0633-00		TRANSISTOR: SILICON, NPN	80009	151-0633-00
A05Q7	151-0633-00		TRANSISTOR: SILICON, NPN	80009	151-0633-00
A05Q8	151-0103-01		TRANSISTOR: SILICON, NPN	04713	2N2219
A05Q9	151-0307-00		TRANSISTOR: SILICON, PNP, DUAL	07263	SP13404
A05R1	301-0220-00		RES.,FXD,CMPSN:22 OHM,5%,0.50W	01121	EB2205
A05R2	301-0220-00		RES., FXD, CMPSN: 22 OHM, 5%, 0.50W		EB2205
A05R3	301-0220-00		RES., FXD, CMPSN: 22 OHM, 5%, 0.50W	01121	EB2205
A05R4	301-0220-00		RES., FXD, CMPSN: 22 OHM, 5%, 0.50W	01121	EB2205
A05R5	301-0220-00		RES., FXD, CMPSN: 22 OHM, 5%, 0.50W	01121	EB2205
A05R6	301-0220-00		RES., FXD, CMPSN: 22 OHM, 5%, 0.50W	01121	EB2205
A05R7	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R8	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R9	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R10	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R11	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R12 A05R13	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
	307_0060_00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R14	307-0060-00		RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R15	307-0060-00			01121	EB8205
A05R19	301-0820-00		RES., FXD, CMPSN: 82 OHM, 5%, 0.50W		
A05R20	301-0820-00		RES., FXD, CMPSN: 82 OHM, 5%, 0.50W	01121	EB8205
A05R21	301-0820-00		RES., FXD, CMPSN: 82 OHM, 5%, 0.50W	01121	EB8205
A05R22	301-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.50W	01121	EB2225

# Replaceable Electrical Parts—8540 IU Service

	Tektronix	Serial/M	lodel No.		Mfr	
Component No.	Part No.	Eff	Dscont	Name & Description		Mfr Part Number
A05R23	311-2081-00			RES., VAR, WW: TRMR, 1.5K OHM, 2W	10582	110-0325
A05R24	301-0222-00			RES., FXD, CMPSN: 2.2K OHM, 5%, 0.50W	01121	EB2225
A05R25	321-0213-00			RES., FXD, FILM: 1.62K OHM, 1%, 0.125W	91637	MFF1816G16200F
A05R26	321-0226-00			RES., FXD, FILM: 2.21K OHM, 1%, 0.125W	91637	MFF1816G22100F
A05R28	307-0060-00			RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R29	321-0641-00			RES., FXD, FILM: 1.8K OHM, 1%, 0.125W	91637	MFF1816G18000F
A05R30	301-0102-00			RES., FXD, CMPSN: 1K OHM, 5%, 0.50W	01121	EB1025
A05R31	311-2081-00			RES., VAR, WW: TRMR, 1.5K OHM, 2W	10582	110-0325
A05R32	307-0060-00			RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R34	301-0470-00			RES., FXD, CMPSN: 47 OHM, 5%, 0.50W	01121	EB4705
A05R35	301-0152-00			RES.,FXD,CMPSN:1.5K OHM,5%,0.50W	01121	EB1525
A05R35	321-0193-00			RES., FXD, FILM: 1K OHM, 1%, 0.125W	91637	MFF1816G10000F
A05R36	301-0152-00			RES., FXD, CMPSN: 1.5K OHM, 5%, 0.50W	01121	EB1525
A05R37	307-0060-00			RES.,FXD,CMPSN:6.8 OHM,5%,0.50W	01121	EB68G5
A05R38	307-0060-00			RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R39	301-0222-00			RES., FXD, CMPSN: 2.2K OHM, 5%, 0.50W	01121	EB2225
A05R40	301-0513-00			RES., FXD, CMPSN: 51K OHM, 5%, 0.50W	01121	EB5135
A05R41	307-0060-00			RES., FXD, CMPSN: 6.8 OHM, 5%, 0.50W	01121	EB68G5
A05R43	311-2080-00			RES., VAR, WW: PNL, 1.5K OHM, 4W	11236	AW-4274
A05R49	301-0513-00			RES., FXD, CMPSN: 51K OHM, 5%, 0.50W	01121	EB5135
A05SCR1	151-0536-00			SCR: SI, 3A, 30V, TO-220	000CG	S0303LS3
A05SCR2	151-0537-00			THYRISTOR: TRIAC, 10A, 400V	03508	SC146DX176
A05U1	156-0071-00			MICROCIRCUIT, LI: VOLTAGE REGULATOR	04713	MC1723CL

20-4 REV SEP 1982

)	Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
	A06	119-1304-01		POWER SUPPLY:10.5-75-1304-01		
	A06C1	290-0873-00		CAP., FXD, ELCTLT: 3300UF, +50-10%, 35VDC	54473	ECEBIVV332S
	A06C2	290-0844-00		CAP., FXD, ELCTLT: 100UF, -10+75%, 35 WVDC		ECE-A35V100L
	A06C3	285-0862-00		CAP.,FXD,PLSTC:0.001,10%,100V		192P10292
	A06C5	290-0804-00		CAP., FXD, ELCTLT: 10UF, +50-10%, 25V		25ULA10V-T
	A06C6	290-0844-00		CAP., FXD, ELCTLT: 100F, +50-10%, 25V		
	AUGCO	290-0844-00		CAF., FAD, ELCILI: 1000F, -10+/3%, 33 WVDC	34473	ECE-A35V100L
	A06CR1	152-0066-00		SEMICOND DEVICE: SILICON, 400V, 750MA	14433	LG4016
	A06CR2	152-0066-00		SEMICOND DEVICE: SILICON, 400V, 750MA	14433	LG4016
	A06CR3	152-0198-00		SEMICOND DEVICE: SILICON, 200V, 3A		1N5624
	A06CR4	152-0198-00		SEMICOND DEVICE: SILICON, 200V, 3A		1N5624
	A06CR6	152-0175-00		SEMICOND DEVICE: ZENER, 0.4W, 5.6V, 5%	04713	SZG35008
	A06CR7	152-0066-00		SEMICOND DEVICE: SILICON, 400V, 750MA		LG4016
	A06F1	150 0014 00		EUCE CARTETECE. JAC EA JEON BACT BLOW	71 / 00	Mmi E
	A06Q1	159-0014-00		FUSE, CARTRIDGE: 3AG, 5A, 250V, FAST-BLOW		MTH5
	•	151-0454-00		TRANSISTOR: SILICON, NPN		151-0454-00
	A06Q2	151-0302-00		TRANSISTOR: SILICON, NPN	07263	
	A06Q3	151-0310-00		TRANSISTOR: SILICON, NPN		151-0310-00
	A06R1 A06R2	308-0827-00		RES., FXD, WW: 0.22 OHM, 10%, 2W		BWH-R2200J
	AUGK2	315-0222-00		RES.,FXD,CMPSN:2.2K OHM,5%,0.25W	01121	CB2225
	A06R3	311-2081-00		RES., VAR, WW: TRMR, 1.5K OHM, 2W		110-0325
	A06R4	315-0682-00		RES., FXD, CMPSN: 6.8K OHM, 5%, 0.25W	01121	CB6825
	A06R5	315-0223-00		RES.,FXD,CMPSN:22K OHM,5%,0.25W	01121	CB2235
	A06R6	315-0222-00		RES.,FXD,CMPSN:2.2K OHM,5%,0.25W	01121	CB2225
	A06R7	315-0752-00		RES.,FXD,CMPSN:7.5K OHM,5%,0.25W	01121	CB7525
	A06R8	315-0751-00		RES., FXD, CMPSN: 750 OHM, 5%, 0.25W	01121	CB7515
	A06R10	323-0181-00		RES., FXD, FILM: 750 OHM, 1%, 0.50W	75042	CECTO-7500F
	A06R12	315-0331-00		RES., FXD, CMPSN: 330 OHM, 5%, 0.25W		CB3315
,	A06R13	311-2081-00		RES., VAR, WW: TRMR, 1.5K OHM, 2W		110-0325
}	A06R14	301-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.50W		EB1025
	A06R15	315-0820-00		RES., FXD, CMPSN: 82 OHM, 5%, 0.25W		CB8205
	A06R16	315-0820-00		RES., FXD, CMPSN: 82 OHM, 5%, 0.25W		CB8205
				ALD: 11 AD; OH DIV. OZ OHII, 5%, 0.25%	01121	000203
	A06R17	315-0751-00		RES., FXD, CMPSN: 750 OHM, 5%, 0.25W	01121	CB7515
	A06R18	315-0682-00		RES.,FXD,CMPSN:6.8K OHM,5%,0.25W	01121	CB6825
	A06R19	315-0682-00		RES., FXD, CMPSN: 6.8K OHM, 5%, 0.25W	01121	CB6825
	A06R20	311-2080-00		RES., VAR, WW: PNL, 1.5K OHM, 4W	11236	AW-4274
	A06R23	315-0751-00		RES., FXD, CMPSN: 750 OHM, 5%, 0.25W	01121	CB7515
	A06R24	301-0472-00		RES., FXD, CMPSN: 4.7K OHM, 5%, 0.50W	01121	EB4725
	A06R25	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
	A06R26	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W		CB2223 CB4735
	A06R30	307-0755-00		the state of the s		R50J0.50HM
				RES., FXD, CMPSN: 0.5 OHM, 5%, 0.5W		
	A06R31	301-0472-00		RES., FXD, CMPSN: 4.7K OHM, 5%, 0.50W		EB4725
	A06SCR1	151-0536-00		SCR:SI,3A,30V,TO-220		S0303LS3
	A06U1	156-0071-00		MICROCIRCUIT, LI: VOLTAGE REGULATOR	04/13	MC1723CL

# Replaceable Electrical Parts—8540 IU Service

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A10	670-6541-00		CKT BOARD ASSY: COMM INTERFACE	80009	670-6541-00
A10C1010	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A10C1020	290-0846-00		CAP., FXD, ELCTLT: 47UF, -10+75%, 35 WVDC	54473	ECE-A35V47LU
A10C1031	283-0068-00		CAP., FXD, CER DI:0.01UF, +100-0%, 500V	72982	871-533E103P
A10C1040	290-0846-00		CAP., FXD, ELCTLT: 47UF, -10+75%, 35 WVDC	54473	ECE-A35V47LU
A10C1090	290-0846-00		CAP., FXD, ELCTLT: 47UF, -10+75%, 35 WVDC	54473	
A10C2010	290-0846-00		CAP., FXD, ELCTLT: 47UF, -10+75%, 35 WVDC	54473	
A10C2011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A10C3080	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A10C3082	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A10C4011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A10C4031	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
1100/070				0/000	2015200/5
A10C4070	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A10J1	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
A10J2	131-0608-00		(QTY 3) TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
A1032	131-0608-00		(OTY 3)	22320	4/33/
A10J3	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
			(QTY 3)		
410D1011	215 0201 00		DEC EVD CMDCN. 200 OUM 5% 0 25U	01121	CP 2015
A10R1011	315-0201-00		RES., FXD, CMPSN: 200 OHM, 5%, 0.25W		CB2015
A10R1021	315-0201-00		RES., FXD, CMPSN: 200 OHM, 5%, 0.25W	01121	CB2015
A10R1022	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W		CB2225
A10R1023	315-0201-00		RES.,FXD,CMPSN:200 OHM,5%,0.25W		CB2015
A10R1032	301-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.50W	01121	EB1025
A10R2040	315-0332-00		RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W	01121	CB3325
A10R2060	315-0332-00		RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W	01121	СВ3325
A10R2061	315-0332-00		RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W		CB3325
			RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W		
A10R2070	315-0332-00				CB3325
A10R2071	315-0332-00		RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W		CB3325
A10R2091	315-0332-00		RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W		CB3325
A10R2092	315-0332-00		RES., FXD, CMPSN: 3.3K OHM, 5%, 0.25W	01121	CB3325
A10R2097	315-0622-00		RES.,FXD,CMPSN:6.2K OHM,5%,0.25W	01121	CB6225
A10R3040	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W		MSP08A01222G
A10R3082	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	
A10S1030	263-0048-00		SL SWITCH ASSY: INTERFACE MODE	80009	
			SL SWITCH ASSY: B-SOURCE	80009	263-0042-00
A10S1060	263-0042-00			80009	263-0042-00
A10S1080	263-0042-00		SL SWITCH ASSY:B-SOURCE	80009	263-0042-00
A10S1090	263-0042-00		SL SWITCH ASSY: B-SOURCE	80009	263-0042-00
A10U1010	156-1315-00		MICROCKT, INTFC: QUAD DIFFERENTIAL RECEIVER	34335	AM26LS32
A10U3010	156-1316-00		MICROCKT, INTFC: QUAD 3 STATE SINGLE ENDED	80009	156-1316-00
A10U3020	156-0798-02		MICROCIRCUIT, DI: DUAL 14 TO 1 LINE SEL/MUX	01295	SN74LS153
A10U3030	156-0530-02		MICROCIRCUIT, DI: QUAD 2-INP MUX, SCRN	01295	
A10U3040	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
			•		
A10U3050	156-0879-00		MICROCIRCUIT, DI:QUAD LINE DRVR	80009	156-0879-00
A10U3060	156-0878-00		MICROCIRCUIT, DI: QUAD LINE RCVR	04713	
A10U3070	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LS04
A10U3080	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A10U3081	156-0545-01		MICROCIRCUIT, DI: 12 BIT BINARYCNTR, SCRN	04713	MC14040BCLD
A10U3082	156-0844-00		MICROCIRCUIT, DI: SYNC 4-BIT BIN COUNTER	34335	SN74LS161N

20-6 REV SEP 1982

	Tektronix	Serial/Model No.		Mfr	
Component No	Part No.		Nama & Description		Afr Dart Number
Component No.	rail No.	Eff Dscont	Name & Description	Code M	Mfr Part Number
4.00	(70 (5/0 00		CKT BOARD ASSY: SYSTEM CONTROLLER	80009	670-6540-00
A20	670-6540-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A20C1011	290-0776-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C1031	283-0423-00			04222	
A20C1042	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z DG015E224Z
A20C1058	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A20C1091	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG013E2242
10001101	002 0/02 00		CAR EVE CER DIAG 22HE 180-20% 50W	04222	DG015E224Z
A20C1101	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A20C1102	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A20C1401	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C1501	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C1501	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A20C1602	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
				F ( 0 0 0	# 0.0m.0.0#
A20C1701	290-0745-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 25V	56289	502D225
A20C2011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2021	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2028	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2041	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2061	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2091	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2097	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A20C2101	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C2401	290-0745-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 25V	56289	502D225
A20C3018	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
112003010	203 0423 00		····,····,		
A20C3028	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3201	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3301			CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3401	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3601	283-0423-00		CAF., FAD, CER DI. 0.220F, +00-20%, 50V	04222	D0013B2242
12002701	202-0422-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3701	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C3801	283-0423-00			04222	DG015E224Z
A20C4038	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V CAP.,FXD,CER DI:0.22UF,+80-20%,50V	04222	DG015E224Z
A20C4068	283-0423-00			04222	DG015E224Z
A20C4071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C4301	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG01 JE2242
			OAR TWO GER DI.O 2011E 100 20% 50W	0// 222	DC015F2247
A20C4401	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C4601	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C4701	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C5011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C5078	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V		GC70-1C103K
A20C5091	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
				0/000	DC015D0015
A20C5201	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C5301	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C5501	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C5701	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C5803	281-0816-00		CAP., FXD, CER DI:82PF, 5%, 100V	20932	201-E0-100AT820J
A20C6011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6022	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6031	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6051	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6061	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6071 A20C6081	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
W7000001	203-0423-00		THE THE TOTAL STATE OF THE TOTAL		<del></del>
A20C6091	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	DG015E224Z
	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6101			CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A20C6201	290-0776-00		Oni . , 1 ND , DEGILI . 2201 , 100 - 10% , 104	33300	

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A20C6301	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A20C6401	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V		DG015E224Z
A20C6501	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V		DG015E224Z
A20C6801	281-0791-00		CAP.,FXD,CER DI:270PF,10%,100V		8035D2AADX5R27
A20C6803	281-0812-00		CAP., FXD, CER DI:1000PF, 10%, 100V		8035D9AADX7R10:
A20C7021	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	
A20C7030	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A20C7070	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	
A20C7601	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A20CR5081	152-0141-02		SEMICOND DEVICE: SILICON, 30V, 150MA	01295	
A20DS1083	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A20DS1084	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A20DS1085	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	555-2007
A20DS1086	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A20DS1087	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	555-2007
A20J1051	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	
A20J1080	131-0589-00		(QTY 3) TERMINAL, PIN: 0.46 L X 0.025 SQ	22526	48283-029
			(QTY 11)		
A20J2804	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (OTY 9)	22526	47357
A20J3014	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
A20J5704	131-0608-00		(QTY 3) TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
R203 3704			(QTY 3)	22320	47337
A20R1021	315-0102-00		RES.,FXD,CMPSN:1K OHM,5%,0.25W	01121	CB1025
A20R1061	307-0598-00		RES NTWK, FXD F1:7,330 OHM, 2%, 1.0W		MSP08A01331G
A20R1064	307-0591-00		RES, NTWK, FXD FI:9,470 OHM, 2%, 2W		MSP10A01-471J
A20R1103	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W	91637	MSP08A01222G
A20R1201	315-0202-00		RES., FXD, CMPSN: 2K OHM, 5%, 0.25W	01121	CB2025
A20R1404	307-0596-00		RES NTWK,FXD FI:7,2.2K OHM,2%,1.0W	91637	MSP08A01222G
A20R2081	315-0331-00		RES.,FXD,CMPSN:330 OHM,5%,0.25W	01121	CB3315
A20R2082	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W		CB2225
A20R2504	307-0446-00		RES,NTWK,FXD FI:10K OHM,20%,(9) RES	91637	
A20R3016	315-0222-00		RES.,FXD,CMPSN:2.2K OHM,5%,0.25W		CB2225
A20R3069	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W		CB2225
A20R3104	307-0596-00		RES NTWK,FXD F1:7,2.2K OHM,2%,1.0W	91637	MSP08A01222G
A20R3504	307-0650-00		RES NTWK, FXD, FI: 9, 2.7K OHM, 5%, 0.150W		4310R-101-272
A20R3701	307-0446-00		RES,NTWK,FXD FI:10K OHM,20%,(9) RES		MSP10A01-103M
A20R4067	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W		CB2225
A20R4081	315-0202-00		RES., FXD, CMPSN: 2K OHM, 5%, 0.25W		CB2025
A20R4601	315-0222-00		RES.,FXD,CMPSN:2.2K OHM,5%,0.25W		CB2225
A20R4704	307-0542-00		RES, NTWK, FXD, FI: 10K OHM, 5%, 0.125W	91637	MSP06A01-103J
A20R4801	315-0821-00		RES., FXD, CMPSN: 820 OHM, 5%, 0.25W	01121	
A20R4802	315-0821-00		RES., FXD, CMPSN: 820 OHM, 5%, 0.25W	01121	CB8215
A20R5054	307-0650-00		RES NTWK, FXD, F1:9, 2.7K OHM, 5%, 0.150W	32997	
A20R5071	315-0472-00		RES., FXD, CMPSN: 4.7K OHM, 5%, 0.25W	01121	CB4725
A20R5078	315-0101-00		RES., FXD, CMPSN: 100 OHM, 5%, 0.25W	01121	CB1015
A20R5104	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W	91637	MSP08A01222G
A20R5704	307-0650-00		RES NTWK, FXD, FI:9,2.7K OHM, 5%, 0.150W	32997	
A20R5801	315-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.25W	01121	
A20R5802	315-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.25W	01121	CB1025
A20R6021	315-0331-00		RES., FXD, CMPSN: 330 OHM, 5%, 0.25W	01121	CB3315
A20R6051	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A20R6064	307-0650-00		RES NTWK, FXD, FI: 9, 2.7K OHM, 5%, 0.150W	32997	4310R-101-272
A20R6065 A20R6094	307-0650-00 307-0650-00		RES NTWK,FXD,FI:9,2.7K OHM,5%,0.150W RES NTWK,FXD,FI:9,2.7K OHM,5%,0.150W	32997 32997	4310R-101-272 4310R-101-272
A2URUU 14	201-0020-00		RES LINK, PROJETTING 2011 JA, U. 150W	32771	.3200 101 2/2

20-8

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A20R6104	307-0650-00		RES NTWK, FXD, FI: 9, 2.7K OHM, 5%, 0.150W	32997	4310R-101-272
A20R6204	307-0542-00		RES, NTWK, FXD, FI: 10K OHM, 5%, 0.125W	91637	MSP06A01-103J
A20R6802	315-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.25W	01121	CB1025
A20R6804	315-0821-00		RES., FXD, CMPSN: 820 OHM, 5%, 0.25W	01121	CB8215
A20R6805	315-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.25W	01121	CB1025
A20R6806	315-0821-00		RES., FXD, CMPSN: 820 OHM, 5%, 0.25W	01121	CB8215
A20R7200	315-0103-00		RES., FXD, CMPSN: 10K OHM, 5%, 0.25W	01121	CB1035
A20S1100	260-1589-00		SWITCH, PUSH: (6)SPST, 0.1A, 5V	00779	435166-4
A20U1010	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP ORGATE	01295	SN74LS32NP3
A20U1020	156-0386-02		MICROCIRCUIT, DI:TRIPLE 3-INPUT NAND GATE	01295	SN74LS10
A20U1030	156-0865-02		MICROCIRCUIT, DI: OCTAL D-TYPE FF W/CLEAR	01295	
A20U1040	156-0865-02		MICROCIRCUIT, DI: OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A20U1050	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A20U1060	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A20U1070	156-0391-02		MICROCIRCUIT, DI: HEX LATCH W/CLEAR	01295	SN74LS174
A20U1080	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A20U1090	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	
A20U1100	156-0852-02		MICROCIRCUIT, DI: HEX DRVR W/3 STATE INP	80009	156-0852-02
A20U1200	156-1310-01		MICROCIRCUIT, DI: UART 2.5MHZ, SEL	80009	156-1310-01
A20U1300	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	
A20U1400	156-0878-00		MICROCIRCUIT, DI: QUAD LINE RCVR	04713	MC1489L
A20U1500	156-0879-00		MICROCIRCUIT, DI: QUAD LINE DRVR	80009	156-0879-00
A20U1600	156-0844-00		MICROCIRCUIT, DI:SYNC 4-BIT BIN COUNTER	34335	SN74LS161N
A20U1700	156-0878-00		MICROCIRCUIT, DI: QUAD LINE RCVR	04713	MC1489L
A20U2010	156-0718-03		MICROCIRCUIT, DI:TRIPLE 3-INP NOR GATE	01295	SN74LS27
A20U2020	156-0464-02		MICROCIRCUIT, DI: DUAL 4 INP NAND GATE	01295	SN74LS20
A20U2022	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
A20U2030	156-1065-00		MICROCIRCUIT, DI: OCTAL D TYPE TRANS LATCHES	01295	SN74LS373N OR J
A20U2040	156-0392-03		MICROCIRCUIT, DI: QUAD LATCH W/CLEAR	01295	SN74S175NP3
A20U2050	156-0986-02		MICROCIRCUIT, DI: NMOS, MICROPROC, 8-BIT	18324	2650A-1I
A20U2060	156-1111-02		MICROCIRCUIT, DI: OCTAL BUS TRANSCEIVERS	01295	
A20U2070	156-0982-03		MICROCIRCUIT, DI:OCTAL-D-EDGE FF, SCRN	07263	74LS374
A20U2080	156-1202-00		MICROCIRCUIT, DI: PROGRAMMABLE DMA CONTROLLER		
A20U2090	156-0718-03		MICROCIRCUIT, DI:TRIPLE 3-INP NOR GATE	01295	SN74LS27
A20U2100	156-0956-02		MICROCIRCUIT, DI:OCTAL BFR W/3 STATE OUT	01295	
A20U2300	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A20U2400	156-0994-02		MICROCIRCUIT, DI:8 INPUT DATA SEL/MUX	01295	
A20U2500	156-0658-00		MICROCIRCUIT, DI: ASYNCHRONOUS COMM INT ADPT		F6850PC OR DC
A20U2600	156-0658-00		MICROCIRCUIT, DI: ASYNCHRONOUS COMM INT ADPT		F6850PC OR DC
A20U2700 A20U3010	156-0658-00 156-0383-02		MICROCIRCUIT, DI: ASYNCHRONOUS COMM INT ADPT MICROCIRCUIT, DI: QUAD 2-INP NOR GATE		F6850PC OR DC SN74LS02
A2003010 A2003020	156-1373-00		MICROCIRCUIT, DI: QUAD BUS BFR GATE W/3 ST		156-1373-00
	154 0440 00		WIGDOGENOUS DE SIGNES DOD	01005	av7/10120vp0
A20U3030	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	
A20U3040	156-0529-02		MICROCIRCUIT, DI:DATA SELECTOR, SCRN	01295	
A20U3060 A20U3070	156-0303-01 156-1058-00		MICROCIRCUIT, DI:QUAD 2-INP NAND GATE MICROCIRCUIT, DI:OCTAL SCHMITT TRIGGER BFR	01295 01295	
A2003070 A2003090	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	
A2003090 A2003100	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	01295	
A 2011 2 2 0 0	156.0680.00		MICDOCIDCHIT DI COLAD O IND C CAMP	01205	CN7/1 COONES
A20U3200	156-0480-02		MICROCIRCUIT, DI:QUAD 2 INP & GATE	01295	
A20U3300	156-0386-02		MICROCIRCUIT, DI:TRIPLE 3-INPUT NAND GATE MICROCIRCUIT, DI:DUAL J-K EDGE TRIGGERED	01295 01295	
A20U3400 A20U3500	156-1059-01 156-0956-02		MICROCIRCUIT, DI: DUAL J-K EDGE IRIGGERED MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS109A SN74LS244NP3
A2003500 A2003600	156-0385-02		MICROCIRCUIT, DI:HEX INVERTER	01295	SN74LS244NF3
A20U3700	156-1172-01		MICROCIRCUIT, DI: DUAL 4 BIT CNTR, BURN IN	01295	SN74LS393
A 2011 3 8 0 0	156-0/79-02		MICROCIPCIIT DI DIIAI / TND £ CATE BIIDN_TN	01205	CN741 C21 ND2
A20U3800 A20U4010	156-0478-02 156-0956-02		MICROCIRCUIT, DI: DUAL 4 INP & GATE, BURN-IN MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS21NP3 SN74LS244NP3
A2004010 A2004020	156-1373-00		MICROCIRCUIT, DI:QUAD BUS BFR GATE W/3 ST		156-1373-00
11200 7020	130 13/3-00		TO COM SIND AIG GOG GROWING INCOMEDIATION	50009	150 1575-00

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
·					
A20U4030	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	SN74LS138NP3
A20U4040	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	SN74S240J
A20U4050	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	SN74S240J
A20U4060	156-0866-00		MICROCIRCUIT, DI: 13 INP NAND GATES	04713	SN74LS133
A20U4070	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
A20U4080	156-0383-02		MICROCIRCUIT, DI: QUAD 2-INP NOR GATE	01295	SN74LS02
A20U4090	156-0153-02		MICROCIRCUIT, DI: HEX INVERTER BUFFER	27014	DM8006
A20U4100	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LS04
A20U4200	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	01295	SN74LS32NP3
A20U4300	156-0481-02		MICROCIRCUIT, DI:TRIPLE 3 INP & GATE	27014	DM74LS11NA+
A20U4400	156-1258-00		MICROCIRCUIT, DI: DUAL J-K NEG-EDGE TRIG FF	01295	SN74LS112
A20U4500	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A20U4600	156-1258-00		MICROCIRCUIT, DI: DUAL J-K NEG-EDGE TRIG FF	01295	SN74LS112
A20U4700	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A20U5010	156-1357-00		MICROCIRCUIT, DI: 256 X 1 STATIC RAM 3 STATE	80009	156-1357-00
A20U5020	156-0478-02		MICROCIRCUIT, DI: DUAL 4 INP & GATE, BURN-IN	01295	SN74LS21NP3
A20U5030	160-0802-00		MICROCIRCUIT, DI: 2048 X 8 EPROM, PROGRAMMED	80009	160-0802-00
A20U5040	160-0728-00		MICROCIRCUIT, DI: 2048 X 8 EPROM, PROGRAMMED	80009	160-0728-00
A20U5050	160-0884-00		MICROCIRCUIT, DI: 512 X 8 PROM, PROGRAMMED	80009	160-0884-00
A20U5060	156-1058-00		MICROCIRCUIT, DI:OCTAL SCHMITT TRIGGER BFR	01295	
A20U5070	156-0386-02		MICROCIRCUIT, DI:TRIPLE 3-INPUT NAND GATE	01295	SN74LS10
A20U5080	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A20U5090	156-1176-01		MICROCIRCUIT, DI:8/3 LINE PRIORITY ENCODER	80009	156-1176-01
A20U5100	156-1176-01		MICROCIRCUIT, DI: 8/3 LINE PRIORITY ENCODER	80009	156-1176-01
A20U5200	156-0383-02		MICROCIRCUIT, DI: QUAD 2-INP NOR GATE	01295	SN74LS02
A20U5300	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	SN74LS138NP3
A20U5400	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A20U5500	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A20U5600	156-0784-00		MICROCIRCUIT, DI:SYNC 4 BIT BINARY COUNTER	01295	SN74LS163AN
A20U5700	156-0910-02		MICROCIRCUIT, DI: DUAL DECADE COUNTER	01295	SN74LS390
A20U5800	156-0323-02		MICROCIRCUIT, DI: HEX INVERTER, BURN-IN	01295	SN74S04
A20U6010	156-1357-00		MICROCIRCUIT, DI: 256 X 1 STATIC RAM 3 STATE	80009	156-1357-00
A20U6020	156-0985-00		MICROCIRCUIT, DI: DUAL 5-INPUT NOR GATE	18324	N74LS260AN OR J
A20U6022	156-1357-00		MICROCIRCUIT, DI: 256 X 1 STATIC RAM 3 STATE	80009	156-1357-00
A20U6030	156-1357-00		MICROCIRCUIT, DI: 256 X 1 STATIC RAM 3 STATE	80009	156-1357-00
A20U6040	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	SN74S240J
A20U6050	156-1058-00		MICROCIRCUIT, DI:OCTAL SCHMITT TRIGGER BFR	01295	SN74S240J
A2006060	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A20U6070	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A2006070 A2006080	156-1058-00		MICROCIRCUIT, DI:OCTAL SCHMITT TRIGGER BFR	01295	SN748240J
A2006090	156-0865-02		MICROCIRCUIT, DI: OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A2006100	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
	170-0007-02		,		
A20U6200	156-0323-02		MICROCIRCUIT, DI: HEX INVERTER, BURN-IN	01295	
A20U6300	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	
A20U6400	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	
A20U6500	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A20U6700	156-0784-00		MICROCIRCUIT, DI: SYNC 4 BIT BINARY COUNTER	01295	SN74LS163AN
A20Y4800	158-0154-00		XTAL UNIT,QTZ:20MHZ,0.015%,PARALLEL	75378	MP 200
A20Y7806	158-0124-00		XTAL UNIT,QTZ:2.4576 MHZ,0.05% PARALLEL	75378	MP-024

20-10 REV SEP 1982

	Tektronix	Serial/Model No.		Mfr	
Component No.	Part No.	Eff Dscont	Name & Description		Mfr Part Number
4.20	(70 (5/0 00		OUT BOARD ACCY, 200 CYCTEM BROCKAM MEMORY	80009	670-6542-00
A30 A30C1011	670-6542-00		CKT BOARD ASSY: 32K SYSTEM, PROGRAM MEMORY CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
	281-0775-00		CAP., FXD, CER DI:0.10F, 20%, 50V	04222	SA205E104MAA
A30C1021	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C1031	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1041	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C1051	281-0775-00		CAT., FAD, CER DI. 0.10F, 20%, 30V	04222	onzose ro-inn
A30C1061	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1071	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1081	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1091	290-0782-00		CAP., FXD, ELCTLT: 4.7UF, +75-10%, 35V	55680	35ULA4R7V-T
A30C1101	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1111	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A 20 C 1 1 2 1	201077500		CAR EYN CER DI.O HIE 20% 50V	04222	SA205E104MAA
A30C1121	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1131	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1141	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C1151	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C1161	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C2011	281-0775-00		CAF., FAD, CER DI. 0.10F, 20%, 50V	04222	JA20JE104MAA
A30C2021	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2O31	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2041	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2051	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2061	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2071	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2081	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2091	290-0782-00		CAP., FXD, ELCTLT: 4.7UF, +75-10%, 35V	55680	35ULA4R7V-T
A30C2101	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C2111	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C2121	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C2131	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2141	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2151	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C2161	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3011	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3021	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3031	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
				01000	G. 005=104244
A30C3041	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3051	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3061	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C3071	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3081	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3091	290-0782-00		CAP., FXD, ELCTLT: 4.7UF, +75-10%, 35V	55680	35ULA4R7V-T
A30C3101	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3111	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3121	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3131	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3141	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C3151	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
			OAD BUD OED DI-O IUD OOW FOU	04222	CA205E10/MAA
A30C3161	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4011	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4021	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4031	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4041	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V	04222 04222	SA205E104MAA
A30C4051	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4061	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4071	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4081	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
oomponent No.	Tait No.	Lii Dacoiii	Maine & Description	Code	- IVIII Fait Nulliber
A30C4091	290-0782-00		CAP., FXD, ELCTLT: 4.7UF, +75-10%, 35V	55680	
A30C4101	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C4111	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C4121	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C4131	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C4141	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C4151	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C4161	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C6011	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C6021	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C6031 A30C6041	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA SA205E104MAA
A30C6041	281-0775-00		CAP., FAD, CER DI: 0.10F, 20%, 50V	04222	SAZUJE1U4MAA
A30C6051	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C6061	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C6071	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V		SA205E104MAA
A30C6081	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	
A30C6091	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C6111	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C6121	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C6131	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V	04222	SA205E104MAA
A30C6141	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V	04222	SA205E104MAA
A30C6151	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V		SA205E104MAA
A30C6171	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C7010	283-0680-00		CAP., FXD, MICA D: 330PF, 1%, 500V	00853	D155F331F0
A30C7011	281-0775-00		CAP., FXD, CER DI:0.1UF, 20%, 50V		SA205E104MAA
A30C7031	290-0847-00		CAP., FXD, ELCTLT: 47UF, +50-10%, 10 V		ECE-Blav470S
A30C7091	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V	04222	SA205E104MAA
A30C7101	281-0775-00		CAP., FXD, CER DI: 0.1UF, 20%, 50V	04222	
A30C7145	290-0847-00		CAP., FXD, ELCTLT: 47UF, +50-10%, 10 V		ECE-Blav470S
A30CR7012	152-0071-00		SEMICOND DEVICE: GERMANIUM, 15V, 40MA	15238	G865
A30J5011	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (QTY 3)	22526	47357
A30J5175	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (OTY 3)	22526	47357
A30J6175	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
			(QTY 3)		
A30J6179	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
			(OTY 3)		
A30J7171	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
A 20D 21 61	315-0222-00		(QTY 3) RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A30R3161 A30R3162	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W		CB2225
1130113132	319 0222 00		,,,,,,,,	******	
A30R5011	315-0330-00	,	RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5013	315-0240-00		RES.,FXD,CMPSN:24 OHM,5%,0.25W		CB2405
A30R5015	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W		CB2405
A30R5017	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	CB2405
A30R5019	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W		CB3305
A30R5021	315-0240-00		RES.,FXD,CMPSN:24 OHM,5%,0.25W	01121	CB2405
A30R5023	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W		CB3305
A30R5025	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	CB2405
A30R5027	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W		CB2405
A30R5029	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W		CB2405
A30R5031	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W		CB3305
A30R5033	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5035	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	
A30R5036	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	
A30R5037	315-0240-00		RES.,FXD,CMPSN:24 OHM,5%,0.25W	01121	СВ2405

20-12

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A30R5039	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	CB2405
A30R5041	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5043	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5047	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5053	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W		CB3305
A30R5057	315-0330-00		RES.,FXD,CMPSN:33 OHM,5%,0.25W		СВ3305
A30R5063	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	СВ3305
A30R5067	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5073	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5077	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5083	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5087	315-0330-00		RES.,FXD,CMPSN:33 OHM,5%,0.25W	01121	СВ3305
A30R5091	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A30R5093	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5097	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5099	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A30R5101	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A30R5103	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	СВ3305
A30R5107	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	СВ3305
A30R5113	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5117	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5123	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5127	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5133	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	СВ3305
A30R5137	315-0330-00		RES.,FXD,CMPSN:33 OHM,5%,0.25W	01121	СВ3305
A30R5143	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W		CB3305
A30R5147	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5153	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5157	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5163	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R5167	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	СВ3305
A30R5168	315-0330-00		RES., FXD, CMPSN: 33 OHM, 5%, 0.25W	01121	CB3305
A30R5169	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R5170	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R5180	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R6101	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%,1.0W	91637	MSP08A01222G
A30R6111	315-0222-00		RES.,FXD,CMPSN:2.2K OHM,5%,0.25W	01121	CB2225
A30R6121	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	CB2405
A30R7011	322-0111-00		RES., FXD, FILM: 140 OHM, 1%, 0.25W	91637	MFF1421G140R0F
A30R7020	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A30R7051	315-0240-00		RES., FXD, CMPSN: 24 OHM, 5%, 0.25W	01121	CB2405
A30R7111	315-0222-00		RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A30R7161	307-0650-00		RES NTWK, FXD, F1:9, 2.7K OHM, 5%, 0.150W	32997	4310R-101-272
A30R7162	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R7163	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R7164	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30R7165	315-0470-00		RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	CB4705
A30S7170	260-1721-00		SWITCH, ROCKER: 8, SPST, 125MA, 30VDC	00779	435166-5
A30U1010	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U1090	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U1100	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U1160	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U2010	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U2090	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	
A30U2100	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U2160	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM		CD2147
A30U3010	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM		CD2147
			,		

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A30U3090	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U3100	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	
A30U3160	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	
A30U4000	156-0180-04		MICROCIRCUIT, DI: QUAD 2-INPUT NAND GATE	01295	
A30U4010	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	
A30U4090	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U4100	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U4160	156-1228-00		MICROCIRCUIT, DI: 4096 X 1 STATIC RAM	34649	CD2147
A30U6000	156-0739-00		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	80009	156-0739-00
A30U6010	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A30U6020	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A30U6030	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A30U6040	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	
A30U6050	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	
A30U6060	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	
A30U6070	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	
A30U6080	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	
A30U6090	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	SN74S240J
A30U6100	160-0822-00		MICROCIRCUIT, DI: 32 X 8 PROM, PROGRAMMED	80009	
A30U6110	156-0459-02		MICROCIRCUIT, DI: QUAD 2 INPUT & GATE, BURN	01295	
A30U6120	156-0739-00		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	80009	
A30U6130	156-1058-00		MICROCIRCUIT, DI:OCTAL SCHMITT TRIGGER BFR	01295	
A30U6140	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	
A30U6150	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	SN74S240J
A30U6160	156-1058-00		MICROCIRCUIT, DI:OCTAL SCHMITT TRIGGER BFR	01295	
A30U6170	156-0693-02		MICROCIRCUIT, DI: DECODER/DEMULTIPLEXER	27014	
A30U7010	156-1058-00		MICROCIRCUIT, DI: OCTAL SCHMITT TRIGGER BFR	01295	
A30U7020	156-0422-02		MICROCIRCUIT, DI: UP/DOWN SYN BINARY CNTR	01295	
A30U7030	156-1064-02		MICROCIRCUIT, DI: QUAD 2/1 LINETRUE DATA	01295	
A30U7040	156-1189-00		MICROCIRCUIT, DI:16 X 4 RAM	34335	SN74S189J
A30U7050	156-0998-00		MICROCKT, INTFC: HIGH SPEED HEX 3-STATE BFR	80009	156-0998-00
A30U7060	156-0323-02		MICROCIRCUIT, DI: HEX INVERTER, BURN-IN	01295	SN74S04
A30U7070	156-0739-00		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	80009	156-0739-00
A30U7080	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A30U7090	156-0465-02		MICROCIRCUIT, DI:8 INP NAND GATE	01295	
A30U7100	156-0985-00		MICROCIRCUIT, DI: DUAL 5-INPUT NOR GATE	18324	N74LS260AN OR J
A30U7110	156-0323-02		MICROCIRCUIT, DI: HEX INVERTER, BURN-IN	01295	SN74S04
A30U7120	156-0321-02		MICROCIRCUIT, DI:TRIPLE 3 INP NAND GATE	01295	SN74S10
A30U7130	156-0707-00		MICROCIRCUIT, DI: QUAD 2-INPUT EXCL OR GATE	01295	SN74S86N
A30U7140	156-0180-04		MICROCIRCUIT, DI: QUAD 2-INPUT NAND GATE	01295	
A30U7150	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	
A30U7160	156-1273-01		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPTR, SCRN	80009	156-1273-01

)		Tektronix	Serial/Model No.		Mfr	
	Component No.	Part No.	Eff Dscont	Name & Description	Code	Mfr Part Number
	110	(70 (5/2 00		CKT BOARD ASSY: EMULATOR CONTROLLER	80008	670-6543-00
	A40	670-6543-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C1021	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A41C1040	281-0773-00		CAP., FXD, CER DI:0.010F, 10%, 100V		GC70-1C103K
	A40C1061	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C1081	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C1101	281-0773-00		CAF., FAD, CER DI. 0.010F, 10%, 100V	04222	0070 101038
	A40C1121	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C1141	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C1161	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C1181	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	
	A40C2021	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	
	A40C2041	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C2061	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C2081	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V	04222	
	A40C2101	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C2141	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C2141 A40C2161	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V		GC70-1C103K
	A40C2181	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A4002101	201 0773 00		om 1,1m2,02M 021010101,1000,1000		
	A40C3021	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C3041	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C3061	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C3081	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C3101	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V		GC70-1C103K
	A40C3121	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C2141	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C3141	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C3151 A40C3161	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
)	A40C4021	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C4021 A40C4041	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C4041 A40C4061	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
					01000	0070 101027
	A40C4081	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C4091	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C4101	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V	04222	
	A40C4121	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C4141	281-0773-00		CAP., FXD, CER DI: 0.01UF, 10%, 100V	04222 04222	
	A40C4161	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C4171	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C4181	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	
	A40C5021	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	
	A40C5035	290-0847-00		CAP., FXD, ELCTLT: 47UF, +50-10%, 10 V		ECE-B1AV470S
	A40C5041	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C5061	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C5081	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C5101	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C5121	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C5141	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
	A40C5161	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40C5165	290-0847-00		CAP., FXD, ELCTLT: 47UF, +50-10%, 10 V	54473	
	114003103	2,0 001, 00				
	A40C5181	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V		GC70-1C103K
	A40J1093	131-0589-00		TERMINAL, PIN: 0.46 L X 0.025 SQ	22526	48283-029
				(QTY 9)		10000 #
	A40J1113	131-0589-00		TERMINAL, PIN: 0.46 L X 0.025 SQ	22526	48283-029
				(QTY 9)	22526	/ 8282nan
	A40J1133	131-0589-00		TERMINAL, PIN: 0.46 L X 0.025 SQ (QTY 9)	22326	48283-029
				(411 ))		
	A40J1183	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
}				(QTY 3)		

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A40J3073	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (QTY 3)	22526	47357
A40J4083	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (OTY 3)	22526	47357
A40J4093	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (QTY 3)	22526	47357
A40J5097	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (OTY 2)	22526	47357
A40J5177	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD (QTY 3)	22526	47357
A40R1171 A40R1181	307-0596-00 315-0222-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W RES., FXD, CMPSN:2.2K OHM, 5%, 0.25W	91637 01121	MSP08A01222G CB2225
A40R2121	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W	91637	MSP08A01222G
A40R2131	307-0650-00		RES NTWK, FXD, F1:9, 2.7K OHM, 5%, 0.150W	32997	4310R-101-272
A40R2151	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W	91637	MSP08A01222G
A40R5111	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W	91637	MSP08A01222G
A40R5151	307-0596-00		RES NTWK, FXD F1:7,2.2K OHM, 2%, 1.0W	91637	MSP08A01222G
A40U1010	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U1020	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U1030	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U1040	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U1050	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U1060	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT		SN74LS240
A40U1070	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	
A40U1080	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U1090	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U1100	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U1110	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U1120	156-0480-02		MICROCIRCUIT, DI: QUAD 2 INP & GATE		SN74LSO8NP3
A40U1130	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	
A40U1140	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A40U1150	156-0567-02		MICROCIRCUIT, DI: DUAL J-K NEG-EDGE-TRIG FF	01295	SN74LS113NP3
A40U1160	156-0567-02		MICROCIRCUIT, DI: DUAL J-K NEG-EDGE-TRIG FF	01295	
A40U1170	156-0567-02		MICROCIRCUIT, DI: DUAL J-K NEG-EDGE-TRIG FF	01295	
A40U1180	156-0567-02		MICROCIRCUIT, DI: DUAL J-K NEG-EDGE-TRIG FF	01295	SN74LS113NP3
A40U1190	156-0383-02		MICROCIRCUIT, DI: QUAD 2-INP NOR GATE	01295	SN74LS02
A40U2010	156-1273-00		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPARATOR	80009	156-1273-00
A40U2020	156-1273-00		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPARATOR	80009	156-1273-00
A40U2030	156-1273-00		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPARATOR	80009	156-1273-00
A40U2040	156-1273-00		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPARATOR	80009	156-1273-00
A40U2050	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U2060	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	01295	SN74LS32NP3
A40U2070	156-0541-02		MICROCIRCUIT, DI: DUAL 2 TO 4 LINE DCDR	01295	SN74LS139NP3
A40U2080	156-1273-00		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPARATOR	80009	156-1273-00
A40U2090	156-1273-00		MICROCIRCUIT, DI: 8 BIT EQUAL TO COMPARATOR	80009	156-1273-00
A40U2100	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	
A40U2110	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U2120	160-0727-00		MICROCIRCUIT, DI: 32 X 8 PROM, PROGRAMMED	80009	160-0727-00
A40U2130	156-0219-02		MICROCIRCUIT, DI: 8 BIT PRIORITY ENCODER	80009	156-0219-02
A40U2140	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
A40U2150	156-0386-02		MICROCIRCUIT, DI:TRIPLE 3-INPUT NAND GATE	01295	
A40U2160	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	
A40U2170	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A40U2180	156-1373-00		MICROCIRCUIT, DI: QUAD BUS BFR GATE W/3 ST	80009	156-1373-00
A40U2190	156-0480-02		MICROCIRCUIT, DI: QUAD 2 INP & GATE	01295	SN74LS08NP3
A40U3010	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A40U3020	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	
.17003020	150 0005-02			U129J	JAT THUE JUST J

20-16 REV SEP 1982

	Tektronix	Serial/Model No.		Mfr	
Component No.	Part No.	Eff Dscont	Name & Description	Code N	Afr Part Number
4/022020	157 0075 00		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01205	SN74LS273NP3
A40U3030	156-0865-02		· · · · · · · · · · · · · · · · · · ·		
A40U3040	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A40U3050	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	SN74LS138NP3
A40U3060	156-0391-02		MICROCIRCUIT, DI: HEX LATCH W/CLEAR	01295	SN74LS174
A40U3070	156-0956-02		MICROCIRCUIT, DI:OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A40U3080	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A40U3090	156-0865-02		MICROCIRCUIT, DI: OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A40U3100	156-0982-00		MICROCIRCUIT, DI: OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U3110	156-0982-00		MICROCIRCUIT, DI:OCTAL D EDGE TRIG F-F	01295	SN74LS374
A40U3120	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A40U3130	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A40U3140	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A40U3150	156-1061-00		MICROCIRCUIT, DI: DUAL J-K FLIP-FLOP	07263	74S109(PC OR DC)
A40U3160	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A40U3170	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A40U3180	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
			MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A40U3190	156-1059-01		MICROCIRCUIT, DI: SYN 4 BIT UP/DOWN CNTR	01295	SN74LS193N3
A40U4010	156-0412-02		MICROCIRCUIT, DI:SIN 4 BIT UF/DOWN CNIK	01293	3N/4L3193N3
A40U4020	156-0412-02		MICROCIRCUIT, DI:SYN 4 BIT UP/DOWN CNTR	01295	SN74LS193N3
A40U4030	156-0412-02		MICROCIRCUIT, DI:SYN 4 BIT UP/DOWN CNTR	01295	SN74LS193N3
A40U4040	156-0412-02		MICROCIRCUIT, DI:SYN 4 BIT UP/DOWN CNTR	01295	SN74LS193N3
A40U4060	156-0530-02		MICROCIRCUIT, DI: QUAD 2-INP MUX, SCRN	01295	SN74LS157P3
			MICROCKT, INTFC: HIGH SPEED HEX 3-STATE BFR	80009	156-0998-00
A40U4070	156-0998-00 156-0418-00		MICROCIRCUIT, DI:8-INPUT, NAND GATE	80009	156-0418-00
A40U4080	136-0416-00		MICROCIRCUIT, DI. O-INICI, MAND GAIL	00007	130 0410 00
A40U4090	156-0323-02		MICROCIRCUIT, DI: HEX INVERTER, BURN-IN	01295	SN74S04
A40U4100	156-0418-00		MICROCIRCUIT, DI:8-INPUT, NAND GATE	80009	156-0418-00
A40U4110	156-0690-03		MICROCIRCUIT, DI: QUAD 2 INP NOR GATE, BURN IN	01295	SN74S02
A40U4120	156-0718-03		MICROCIRCUIT, DI: TRIPLE 3-INP NOR GATE	01295	SN74LS27
A40U4130	156-0383-02		MICROCIRCUIT, DI: QUAD 2-INP NOR GATE	01295	SN74LSO2
A40U4140	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
			·		156 0066 00
A40U4150	156-0966-00		MICROCIRCUIT, DI: DUAL 5-INPUT NOR GATE	80009	156-0966-00
A40U4160	156-0418-00		MICROCIRCUIT, DI: 8-INPUT, NAND GATE	80009	156-0418-00
A40U4170	156-0718-03		MICROCIRCUIT, DI:TRIPLE 3-INP NOR GATE	01295	SN74LS27
A40U4180	156-0966-00		MICROCIRCUIT, DI: DUAL 5-INPUT NOR GATE	80009	156-0966-00
A40U4190	156-0480-02		MICROCIRCUIT, DI: QUAD 2 INP & GATE	01295	SN74LSO8NP3
A40U5020	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U5030	156-0914-02	,	MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A40U5040	156-0392-03		MICROCIRCUIT, DI: QUAD LATCH W/CLEAR	01295	SN74S175NP3
A40U5050	156-0953-02		MICROCIRCUIT, DI: 4 BIT MAGNITUDE CMPRTR	01295	SN74LS85
A40U5060	156-0465-02		MICROCIRCUIT, DI:8 INP NAND GATE	01295	SN74LS30NP3
A40U5070	156-0392-03		MICROCIRCUIT, DI: QUAD LATCH W/CLEAR	01295	SN74S175NP3
A40U5080	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A40U5090	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LS04
A40U5100	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
A4005100 A40U5110	156-0956-02		MICROCIRCUIT, DI:OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A40U5120	156-0464-02		MICROCIRCUIT, DI: DUAL 4 INP NAND GATE	01295	SN74LS20
	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LS00
A40U5130			MICROCKT, INTFC: HIGH SPEED HEX 3-STATE INV	04713	MC6888/MC8T98L
A40U5140	156-0999-00		·		
A40U5150	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	SN74LSOO
A40U5160	156-0321-02		MICROCIRCUIT, DI:TRIPLE 3 INP NAND GATE	01295	SN74S10
A40U5170	156-1061-00		MICROCIRCUIT, DI: DUAL J-K FLIP-FLOP	07263	74S109(PC OR DC)
A40U5180	156-1059-01	3	MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A40U5190	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
			•		

REV SEP 1982 20-17

# Replaceable Electrical Parts—8540 IU Service

Component No.	Tektronix Part No.	Serial/I Eff	Model No. Dscont	Name & Description	Mfr Code	Mfr Part Number
A50				CKT BOARD ASSY:FRONT PANEL		
				(NOT REPLACEABLE ORDER 672-0884-00)		
A50C1013	283-0421-00			CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A50C1015	290-0804-00			CAP., FXD, ELCTLT: 10UF, +50-10%, 25V	55680	25ULA10V-T
A50C2026	283-0421-00			CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A50J1	131-0608-00			TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
				(QTY 16)		
A50R1011	315-0181-00			RES., FXD, CMPSN: 180 OHM, 5%, 0.25W	01121	CB1815
A50R1012	315-0181-00			RES., FXD, CMPSN: 180 OHM, 5%, 0.25W	01121	CB1815
A50R1013	315-0181-00			RES., FXD, CMPSN: 180 OHM, 5%, 0.25W	01121	CB1815
A50R1014	315-0222-00			RES.,FXD,CMPSN:2.2K OHM,5%,0.25W	01121	CB2225
A50R1019	315-0222-00			RES.,FXD,CMPSN:2.2K OHM,5%,0.25W	01121	CB2225
A50R2011	315-0222-00			RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A50R2031	315-0222-00			RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A50R2032	315-0181-00			RES., FXD, CMPSN: 180 OHM, 5%, 0.25W	01121	CB1815
A50R2033	315-0222-00			RES., FXD, CMPSN: 2.2K OHM, 5%, 0.25W	01121	CB2225
A50U1010	156-0145-02			MICROCIRCUIT, DI: QUAD 2-INP NAND BFR	01295	SN7438
A50U1020	156-0153-02			MICROCIRCUIT, DI: HEX INVERTER BUFFER	27014	DM8006
A50U1030	156-1059-01			MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A

20-18 REV SEP 1982

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
100	(70 72/0 00	P010100 P01007/			
A80	670-7342-00	B010100 B010274	CKT BOARD ASSY: 64K SYSTEM RAM	80009	
A80 A80C1010	670-7342-01	В010275	CKT BOARD ASSY: 64K SYSTEM RAM	80009	
	283-0423-00 290-0776-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1021			CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	
A80C1024	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1037	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1039	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1052	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1061	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1062	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1072	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1081	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1082	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1091	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A80C1092	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1093	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	
A80C1094	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1101	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1102	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1111	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1112	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1121	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C1122	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1131	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V	04222	DG015E224Z
A80C1132	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C1141	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	
A80C1142	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	
A80C1151	283-0423-00		CAP., FXD, CER DI: 0.22UF, +80-20%, 50V	04222	
A80C1161	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A80C1171	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V	04222	DG015E224Z
A80C1181	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2021	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2O31	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2050	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2061	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2081	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C2091	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A80C2092	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2101	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A80C2111	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2121	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2131	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C2141	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3031	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3051	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3061	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3091	2 <del>9</del> 0-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A80C3091	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3101	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3111	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3121	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3121	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
.10003131	203 0423 00		5111,1 m, 50m 51.5.201, 500 20%, 504	07222	2017524

REV SEP 1982 20-19

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
		En Docont	· · · · · · · · · · · · · · · · · · ·		
A80C3141	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A80C3161	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A80C3171	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C3181	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4021	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4031	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4041	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V	04222	DG015E224Z
A80C4051	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4071	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4121	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4161	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4162	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C4181	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C5011	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C5091	283-0423-00	*	CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C5131	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C5141	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A80C5161	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	DG015E224Z
A0003101	203 0423 00		om :, r nb, ohk br. 0:2201, 100 20%, 501	04222	D001 3E2242
A80C5171	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V	04222	
A80C5172	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A80C6161	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A80CR1022	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A80CR1023	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	555-2007
A80CR1031	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	555-2007
A80CR1032	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	555-2007
A80CR1033	150-1020-00		LAMP, LED: RED, 5 VOLTS		555-2007
A80CR1034	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A80CR1035	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A80CR1036	150-1020-00		LAMP, LED: RED, 5 VOLTS	72619	
A80DL1030	119-1407-00		DELAY LINE, ELEC: 100NS, TAPPED, 14 DIP	90095	TTL DL100
A80J6140	131-0608-00		TERMINAL, PIN: 0.365 L X 0.025 PH BRZ GOLD	22526	47357
A80R1038	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W		CB2725
A80R1053	315-0620-00		RES., FXD, CMPSN: 62 OHM, 5%, 0.25W		CB6205
A80R2051	315-0102-00		RES., FXD, CMPSN: 1K OHM, 5%, 0.25W		CB1025
A80RP4010	307-0650-00		RES NTWK, FXD, F1:9, 2.7K OHM, 5%, 0.150W		4310R-101-272
A80RP5110	307-0446-00		RES, NTWK, FXD FI: 10K OHM, 20%, (9) RES		MSP10A01-103M
100775100	207 2652 22		DEG NEW TWO DE O O THE OWN FW O 150V	20007	/210D 101 272
A80RP5132	307-0650-00		RES NTWK, FXD, FI: 9, 2.7K OHM, 5%, 0.150W	32997	
A80U1020	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	
A80U1040	156-0707-03		MICROCIRCUIT, DI:QUAD 2 INP EXCL OR GATE	07263	
A80U1050	156-0651-02		MICROCIRCUIT, DI: 8 BIT PRL-OUT SER SHF RGTR		SN74LS164
A80U1060	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM		D2118-4
A80U1140	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM	34649	D2118-4
A80U2010	156-0304-02		MICROCIRCUIT, DI: DUAL 4 INP NAND GATE		SN74S20
A80U2020	156-0118-03		MICROCIRCUIT, DI: 1 DUAL J-K FF, BURN-IN		SN74S112JP3
A80U2O30	156-1250-01		MICROCIRCUIT, DI: OCTAL D TYPE TRANS LATCHES		156-1250-01
A80U2040	156-1599-00		MICROCIRCUIT, DI: STTL, DYNAMIC RAM CONTROL		D8202A
A80U2060	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM		D2118-4
A80U2140	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM	34649	D2118-4
A80U3010	156-0464-02		MICROCIRCUIT, DI: DUAL 4 INP NAND GATE	01295	SN74LS20
A80U3020	156-0718-03		MICROCIRCUIT, DI:TRIPLE 3-INP NOR GATE	01295	SN74LS27
A80U3060	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM	34649	D2118-4
A80U3140	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM	34649	D2118-4
A80U3150	156-0480-02		MICROCIRCUIT, DI: QUAD 2 INP & GATE	01295	SN74LSO8NP3
A80U3160	156-0541-02		MICROCIRCUIT, DI: DUAL 2 TO 4 LINE DCDR	01295	SN74LS139NP3
A80U3170	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	01295	SN74LS32NP3
A80U3180	156-0303-01		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	
A80U4010	156-0392-03		MICROCIRCUIT, DI: QUAD LATCH W/CLEAR		SN74S175NP3
110004010	150 0572-05		TOTAL TOTAL COMP DELON #/ ODDAK	V. 2.7.3	2

20-20

	Tektronix	Serial/Model No	•	Mfr	
Component No.	Part No.	Eff Dscor	t Name & Description	Code	Mfr Part Number
A80U4020	156-0529-02		MICROCIRCUIT, DI: DATA SELECTOR, SCRN	01295	SN74LS257
A80U4030	156-0465-02		MICROCIRCUIT, DI: 8 INP NAND GATE	01295	SN74LS30NP3
A80U4040	156-0985-01		MICROCIRCUIT, DI: DUAL 5 INPUT NOR GATE, SCRN	04713	SN74LS260
A80U4050	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A80U4060	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM	34649	D2118-4
A80U4140	156-1552-00		MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM	34649	D2118-4
A80U4160	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
A80U4170	156-0180-04		MICROCIRCUIT, DI: QUAD 2-INPUT NAND GATE	01295	SN74SOONP3
A80U4180	156-0645-02		MICROCIRCUIT, DI: HEX INV ST NAND GATES, SCRN	01295	SN74LS14
A80U5010	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	SN74LSO4
A80U5020	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A80U5030	156-0914-02		MICROCIRCUIT, DI:OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A80U5040	156-0915-02		MICROCIRCUIT, DI: 9 BIT ODD/EVEN PARITY GEN	80009	156-0915-02
A80U5050	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	SN74LS240
A80U5060	156-1058-01		MICROCIRCUIT, DI: OCTAL ST BFR W/3 STATE OUT	01295	SN74S240JP4
A80U5070	156-0982-03		MICROCIRCUIT, DI:OCTAL-D-EDGE FF, SCRN	07263	74LS374
A80U5080	156-0982-03		MICROCIRCUIT, DI:OCTAL-D-EDGE FF, SCRN	07263	74LS374
A80U5090	156-0915-02		MICROCIRCUIT, DI: 9 BIT ODD/EVEN PARITY GEN	80009	156-0915-02
A80U5100	156-1065-01		MICROCIRCUIT, DI: OCTAL D TYPE TRANS LATCHES	34335	AM74LS373
A80U5120	156-1058-01		MICROCIRCUIT, DI: OCTAL ST BFR W/3 STATE OUT	01295	SN74S240JP4
A80U5130	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A80U5140	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A80U5150	156-1059-01		MICROCIRCUIT, DI: DUAL J-K EDGE TRIGGERED	01295	SN74LS109A
A80U5170	156-0386-02		MICROCIRCUIT, DI: TRIPLE 3-INPUT NAND GATE	01295	SN74LS10
A80U6150	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A80U6160	156-0718-03		MICROCIRCUIT, DI: TRIPLE 3-INP NOR GATE	01295	SN74LS27

REV SEP 1982 20-21

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A90	670-7341-00	во10100 во20384	CKT BOARD ASSY:SYSTEM ROM	80009	670-7341-00
A90	670-7341-01	во20385	CKT BOARD ASSY:SYSTEM ROM	80009	670-7341-01
A90C1011	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C1051	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	
A90C1071	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C1089	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
			·, · · , · · · · · · · · · · · · · · ·		
A90C1091	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A90C1201	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2011	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2O31	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2O51	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2061	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2O71	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2111	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2121	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2141	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2151	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2161	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
11,002101	203 0121 00		on the form of the first of the	04222	D0013B104B
A90C2181	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2191	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C2211	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	
A90C4011	283-0421-00		CAP., FXD, CER DI: 0.1UF, +80-20%, 50V	04222	
A90C4031	283-0421-00		CAP., FXD, CER DI: 0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4051	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4061	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4071	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4091	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4092	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A90C4111	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4131	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4141	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4151	283-0421-00		CAP., FXD, CER DI:0.10F, +80-20%, 50V	04222	DG015E104Z
A90C4171	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4181	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4191	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4201	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C4205	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
A90C5011	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C5031	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C5051	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C5081	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	
A90C5111	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C5181	290-0917-00		CAP., FXD, ELCTLT: 220UF, +50-10%, 25V	55680	NCA35ELB220K-T
A90C5193	283-0370-00		CAP., FXD, CER DI:0.027UF, 5%, 100V	72982	8131N153X7R027
A90C5207	281-0773-00		CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
A90C5209	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C6009	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A90C6021	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C6041	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C6051	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A90C6111	290-0776-00		CAP., FXD, ELCTLT: 22UF, +50-10%, 10V	55680	10ULA22V-T
A90C6121	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C6131	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C6158	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
1000(150	000 0101 55			0/ 00-	D001571015
A90C6159	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	
A90C6171	290-0917-00		CAP., FXD, ELCTLT: 220UF, +50-10%, 25V	55680 55680	NCA35ELB220K-T NCA35ELB220K-T
A90C6181	290-0917-00		CAP., FXD, ELCTLT: 220UF, +50-10%, 25V	0000	NORDJELDZZUK-I

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A90C6185	283-0421-00		CAP., FXD, CER DI:0.1UF, +80-20%, 50V	04222	DG015E104Z
A90C6186	283-0423-00		CAP., FXD, CER DI:0.22UF, +80-20%, 50V		DG015E224Z
A90C6196	283-0423-00		CAP.,FXD,CER DI:0.22UF,+80-20%,50V		DG015E224Z
A90C6201	285-0699-00		CAP.,FXD,PLSTC:0.0047UF,10%,100V		610P110
A90CR5194	152-0141-02		SEMICOND DEVICE: SILICON, 30V, 150MA		1N4152R
A90CR5203	152-0337-00	•	SEMICOND DEVICE: ZENER, 0.4W, 6.3V, 3.2%		SZG210K
A90CR6169	152-0055-00		SEMICOND DEVICE: ZENER, 0.4W, 11V, 5%	04713	SZG35009K1
A90CR6191	152-0066-03		SEMICOND DEVICE: RECT, SI, 400V, 1A	80009	152-0066-03
A90J1111	131-0589-00		TERMINAL, PIN: 0.46 L X 0.025 SQ	22526	48283-029
A90L6161	108-0543-00		COIL, RF: FIXED, 1.1UH	80009	108-0543-00
A90L6193	108-0473-00		COIL, RF: 150UH	80009	
A90Q5187	151-0190-00		TRANSISTOR: SILICON, NPN	07263	S032677
A90Q5191	151-0390-00		TRANSISTOR: SILICON, NPN		SPS3414
A90Q6183	151-0188-00		TRANSISTOR: SILICON, PNP		SPS6868K
A90R1029	307-0446-00		RES, NTWK, FXD FI:10K OHM, 20%, (9) RES		MSP10A01-103M
A90R1063	307-0446-00		RES, NTWK, FXD FI:10K OHM, 20%, (9) RES	91637	
A90R1143	307-0446-00		RES, NTWK, FXD FI:10K OHM, 20%, (9) RES		MSP10A01-103M
A90R1163	307-0446-00		RES, NTWK, FXD FI: 10K OHM, 20%, (9) RES	91637	MSP10A01-103M
A90R3091	307-0651-00		RES NTWK, FXD FI:5,3.3K OHM, 5%, 0.15W	1	206A332
A90R4201	321-0322-00		RES., FXD, FILM: 22.1K OHM, 1%, 0.125W		MFF1816G22101F
A90R4203	315-0472-00		RES., FXD, CMPSN: 4.7K OHM, 5%, 0.25W	01121	
A90R5158	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W		CB2725
A90R5159	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W		CB2725
A90R5161	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W	01121	CB2725
A90R5165	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W		CB2725
A90R5175	307-0446-00		RES,NTWK,FXD FI:10K OHM,20%,(9) RES		MSP10A01-103M
A90R5201	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W		CB2725
A90R5205	315-0823-00		RES., FXD, CMPSN: 82K OHM, 5%, 0.25W		CB8235
A90R6030 A90R6040	307-0649-00 307-0649-00		RES NTWK,FXD FI:8,33 OHM,2%,0.125W RES NTWK,FXD FI:8,33 OHM,2%,0.125W	01121 01121	
	015 0070 00			01101	070705
A90R6112	315-0272-00		RES., FXD, CMPSN: 2.7K OHM, 5%, 0.25W		CB2725
A90R6113 A90R6173	315-0272-00 315-0103-00		RES.,FXD,CMPSN:2.7K OHM,5%,0.25W RES.,FXD,CMPSN:10K OHM,5%,0.25W		CB2725 CB1035
A90R6175	307-0055-00		RES., FXD, CMPSN: 10K OHM, 5%, 0.25W		EB39G5
A90R6175	315-0201-00		RES.,FXD,CMPSN:200 OHM,5%,0.25W		CB2015
A90R6187	315-0470-00	*	RES., FXD, CMPSN: 47 OHM, 5%, 0.25W	01121	
A90R6188	315-0513-00		RES.,FXD,CMPSN:51K OHM,5%,0.25W	01121	CB5135
A90R6203	321-0289-00		RES., FXD, FILM: 10K OHM, 1%, 0.125W		MFF1816G10001F
A90R6205	321-0338-00	•	RES., FXD, FILM: 32.4K OHM, 1%, 0.125W		MFF1816G32401F
A90R6207	315-0392-00		RES., FXD, CMPSN: 3.9K OHM, 5%, 0.25W		CB3925
A90R6290	315-0103-00		RES.,FXD,CMPSN:10K OHM,5%,0.25W	01121	CB1035
A90TP4169	214-0579-02		TERM, TEST POINT: BRASS		214-0579-02
A90U1	160-1366-00		MICROCIRCUIT, DI: 8192 X 8 EPROM, PRGM	80009	160-1366-00
A90U2	160-1367-00		MICROCIRCUIT, DI:8192 X 8 EPROM	80009	160-1367-00
A90U3	.160-1368-00		MICROCIRCUIT, DI:8192 X 8 EPROM	80009	160-1368-00
A90U4	160-1369-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1369-00
A90U5	160-1370-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1370-00
A90U6	160-1371-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1371-00
A90U7	160-1372-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1372-00
A90U8	160-1373-00		MICROCIRCUIT, DI:8192 X 8 EPROM	80009	160-1373-00
A90U9	160-1374-00		MICROCIRCUIT, DI:8192 X 8 EPROM	80009	160-1374-00
A90U10	160-1375-00		MICROCIRCUIT, DI:8192 X 8 EPROM	80009	160-1375-00
A90U11	160-1376-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1376-00
A90U13	160-1378-00		MICROCIRCUIT, DI:8192 X 8 EPROM	80009	160-1378-00
A90U14	160-1379-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1379-00
A90U15	160-1380-00		MICROCIRCUIT, DI: 8192 X 8 EPROM	80009	160-1380-00
A90U1090	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3

REV SEP 1982 20-23

# Replaceable Electrical Parts—8540 IU Service

Component No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Name & Description	Mfr Code	Mfr Part Number
A90U1100	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A90U2090	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	
A90U2100	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	
A90U3090	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	
A90U3100	156-0956-02		MICROCIRCUIT, DI:OCTAL BFR W/3 STATE OUT		SN74LS130N13
A90U4070	156-0956-02		MICROCIRCUIT, DI:OCTAL BFR W/3 STATE OUT	01295	
A90U4080	156-0469-02		MICROCIRCUIT, DI: 3/8 LINE DCDR	01295	SN74LS138NP3
A90U4090	156-1058-01		MICROCIRCUIT, DI: OCTAL ST BFR W/3 STATE OUT	01295	SN74S240JP4
A90U4100	156-0541-02		MICROCIRCUIT, DI: DUAL 2 TO 4 LINE DCDR	01295	SN74LS139NP3
A90U4110	156-0865-02		MICROCIRCUIT, DI:OCTAL D-TYPE FF W/CLEAR	01295	SN74LS273NP3
A90U4120	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A90U4130	156-0956-02		MICROCIRCUIT, DI: OCTAL BFR W/3 STATE OUT	01295	SN74LS244NP3
A90U4140	156-1065-01		MICROCIRCUIT, DI: OCTAL D TYPE TRANS LATCHES	34335	AM74LS373
A90U4150	156-1065-01		MICROCIRCUIT, DI: OCTAL D TYPE TRANS LATCHES	34335	AM74LS373
A90U4160	156-1065-01		MICROCIRCUIT, DI: OCTAL D TYPE TRANS LATCHES	34335	AM74LS373
A90U4170	156-1602-00		MICROCIRCUIT, DI: 2048 X 8 EEPROM	34649	
A90U4180	156-1602-00		MICROCIRCUIT, DI: 2048 X 8 EEPROM	34649	
A90U4190	156-0910-02		MICROCIRCUIT, DI: DUAL DECADE COUNTER	01295	SN74LS390
A90U4200	156-0910-02		MICROCIRCUIT, DI: DUAL DECADE COUNTER	01295	
A90U5070	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	
A90U5080	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	
A90U5090	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	
A90U5100	156-0914-02		MICROCIRCUIT, DI: OCT ST BFR W/3 STATE OUT	01295	
A90U5110	156-0985-01		MICROCIRCUIT, DI: DUAL 5 INPUT NOR GATE, SCRN	04713	SN74LS260
A90U5120	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	
A90U5130	156-0464-02		MICROCIRCUIT, DI: DUAL 4 INP NAND GATE	01295	
A90U5140	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	
A90U5150	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	01295	
A90U5160	156-0153-02		MICROCIRCUIT, DI: HEX INVERTER BUFFER	27014	
A90U5170	156-0388-03		MICROCIRCUIT, DI: DUAL D FLIP-FLOP	07263	74LS74A
A90U6020	156-0464-02		MICROCIRCUIT, DI: DUAL 4 INP NAND GATE	01295	
A90U6050	156-0479-02		MICROCIRCUIT, DI: QUAD 2-INP OR GATE	01295	
A90U6060	156-0383-02		MICROCIRCUIT, DI: QUAD 2-INP NOR GATE	01295	
A90U6120	156-0382-02		MICROCIRCUIT, DI: QUAD 2-INP NAND GATE	01295	
A90U6130	156-0385-02		MICROCIRCUIT, DI: HEX INVERTER	01295	
A90U6140	156-0875-02		MICROCIRCUIT, DI: DUAL 2-W/2 INP AOI GATES	01295	SN74LS51
A90U6150	156-0480-02		MICROCIRCUIT, DI: QUAD 2 INP & GATE	01295	SN74LSO8NP3
A90U6190	156-1283-00		MICROCIRCUIT, LI: SWITCHING REGULATOR	07263	SL28885

Component No.	Tektronix Part No.	Serial/ Eff	Model No. Dscont	Name & Description	Mfr Code	Mfr Part Number
Component No.	rait No.	LII	DSCOIIL	Name & Description	Coue	Will Fait Nulliber
				CHASSIS PARTS		
B200	119-0215-07			FAN, TUBEAXIAL: 115V, 13W, 3200RPM	80009	119-0215-07
B201	119-0147-00			FAN, AXIAL: 115V, 50-60HZ, 14W	82877	028021
C3181	281-0773-00			CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
C5171	281-0773-00			CAP., FXD, CER DI:0.01UF, 10%, 100V	04222	GC70-1C103K
CR1013	150-1064-00			LT EMITTING DIO: YELLOW, 585NM, 40 MA MAX	50522	MV5374C
CR1014	150-1064-00			LT EMITTING DIO: YELLOW, 585NM, 40 MA MAX	50522	MV5374C
CR1015	150-1064-00			LT EMITTING DIO: YELLOW, 585NM, 40 MA MAX	50522	MV5374C
CR2013	150-1064-00			LT EMITTING DIO: YELLOW, 585NM, 40 MA MAX	50522	MV5374C
F313	159-0174-00			FUSE, CARTRIDGE: 3AG, 8A, 250V, 5 SEC	71400	ABC-8
FL305	119-1313-00			FILTER, RFI: 10A, 115-230V, 50-400HZ	56289	10JX5441A
S100	260-1989-00			SWITCH, ROCKER: DPST, 16A, 250VAC	000FJ	1602-0120
S110	260-1867-00			SWITCH, TOGGLE: SPDT, 0.4A, 20V	09353	
S200	260-2056-00			CIRCUIT BREAKER: 50A, 270V	81541	
S300	260-1967-00			SWITCH, SLIDE: DPDT, 5A/250V	80009	260-1967-00
S301	260-2039-00			SWITCH, SLIDE: DPDT, 5A/250V	000FJ	4021.0513
Т311	120-1296-00			XFMR, PWR, STPDN: LOW FREQUENCY	80009	120-1296-00

REV SEP 1982 20-25

# Section 21 DIAGRAMS

#### **Standards**

The following American National Standard Institute standards are used in the preparation of Tektronix, Inc. diagrams.

**Graphic Symbols** 

ANSI Y32.2-1975

Logic Symbols

ANSI Y32.14—1973 (Positive logic. Logic symbols depict the logical function performed and may differ

from the manufacturer's data.)

Abbreviations
Drafting Practices

ANSI Y1.1-1972 ANSI Y14.15-1966

Line Conventions

ANSI Y14.2-1973

And Lettering

Letter Symbols

ANSI Y10.5-1968

#### **Component Values**

Electrical components shown on the diagrams are in the following units unless noted otherwise:

Capacitors = Values one or greater are in picofarads (pF).

Values less than one are in microfarads (μF).


Resistors = Ohms  $(\Omega)$ 

The following special symbols may appear on the diagrams:

#### **Assembly Numbers and Grid Coordinates**

Each circuit board in the instrument is assigned an assembly number (e.g. A20). This number appears on the component location illustration, the schematics, and the component lookup table. The Replaceable Electrical Parts list also uses the number to list components by assembly. The following illustration shows an example of a component number in the Electrical Parts list.

# COMPONENT NUMBER EXAMPLE Component Number



Chassis-mounted components have no Assembly Number prefix—see end of Replaceable Electrical Parts List.

Both the schematics and the component locator illustration have locating grids. A lookup table is assigned to each schematic. The lookup table gives the component location in both the associated schematic, and on the component locator illustration.





Table 21-1 IC Pin Information

Device	GND	vcc	Device	GND	vcc	Device	GND	vcc
8T26	8	16	74LS113	7	14	74LS367	8	16
8T97	8 8 8	16	74LS125	7	14	74LS373	10	l žŏ l
8T98	Ř	16	74LS133		16	74LS374	10	2ŏ
25LS252	10	20	74LS138	8 8	16	74LS390	Š	16
74LS00	7	14	74LS139	8	16	74LS393	l ž	14
74LS02	7	14	74LS148	8	16	74LS472	10	l 20 l
74LS03	7	14	74LS151	8	16	82S116	8	l 16 l
74LS04	7	14	74LS153	8	16	1488	1 7	l 14 l
74LS06	7	14	74LS157	8	16	1489	7	l 14 l
74LS08	7	14	74LS161	8	16	2147	9	18
74LS10	7	14	74LS174	888888	16	2332	12	24
74S10	7	14	74LS175	8	16	2650A	21	39
74LS11	7	14	74LS189	8	16	2716	12	24
74LS20	7	14	74LS191	8	16	4040B	8	16
74LS21	7	14	74LS193	8	16	6850	1	12
74LS27	7	14	74LS240	10	20	8257	20	31 l
74LS30	7	14	74LS244	10	20	AM26LS30	5	1 1
74LS32	7	14	74LS245	10	20	AM26LS32	8	16
74LS86	7	14	74LS257	8	16	IM5610	8	16
74S86	7	14	74LS260	7	14	LM723	7	12
74LS109	8 8	16	74LS273	10	20	MC723	7	12
74LS112	8	16	74LS348	8	16	Z80	29	11

Table 21-2
System Processor/Bank Switching Diagram 1

ASSEMBLY A20							
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION		
C7070	B1	F5	U2050	D2	C6		
			U2O60	B2	В6		
CR5081	B1	D5	U3020A	D1	C7		
			U3020A	D2	C7		
J2804	C3	B1	U3O40	D1	C7		
			U3060B	E1	C6		
P1	A1	F5	U3070	E3	C5		
P1	F1	F5	U3090A	E3	C4		
			U3500A	С3	C2		
R1021	E1	C8	U3500E	B2	C2		
R2082	C3	B5	U3500F	С3	C2		
R2504	C2	B2	U4040	E2	D6		
R3069	E3	C5	U4050	E2	D6		
R3704	C3	C2	U4070A	E4	D5		
R4067	E3	D5	U4070B	С3	D5		
R4081	C1	D5	U4070F	С3	D5		
R5071	B1	D5	U4080A	D4	D5		
R5104	E1	D4	U4080D	D4	D5		
R6051	E3	E6	U4090A	B2	D4		
R6064	B1	E5	U4090C	E4	D4		
R6064	F3	E5	U4090D	E1	D4		
R6065	B1	E5	U4100D	E1	D4		
R6094	C1	E5	U4200A	C2	D4		
R6094	E4	E5	U5060	B3	D6		
R6094	F3	E5	U5070C	С3	E5		
R7200	C4	F4	U6060	B2	E6		
		i	U6070H	B1	E5		
TP3	D3	A5	U6080A	C4	E5		
TP5	D3	<b>A</b> 5	U6080B	C2	E5		
TP6	E3	A5	U6080D	D4	E5		
TP7	C3	A5	U6200A	C4	E4		
TP8	E1	A5	U6200B	C2	E4		
			U6200D	E3	E4		
U1080A	С3	B5			1		
U2022E	D1	C7	W7400	C3	F2		
U2040	C1	B7	1				

Partial A20 also shown on diagrams 2, 3, 4, 5 and 6.




SYSTEM CONTROLLER SYSTEM PROCESSOR/BANK SWITCHING

Table 21-3
ACIA Ports Diagram 2

ASSEMBL	ASSEMBLY A20							
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION			
J1051	C3	A6	U1500D	E3	B2			
			U1700C	E3	B1			
P2	A4	A3	U1700D	E3	B1			
P2	F1	A3	U2010A	B2	В8			
			U2010C	В3	B8			
R1404	E1	В3	U2020A	B2	B7			
R1404	E2	В3	U2020B	C3	B7			
R1404	E3	В3	U2500	E1	B2			
R3504	E2	C2	U2600	E2	B2			
R3504	E2	C2	U2700	E3	B1			
R3504	E3	C2	U3060D	E2	C6			
R3704	D2	C2	U3500C	E3	C2			
R4704	D1	D1	U3500G	E3	C2			
R5104	C3	D4	U3500H	E2	C2			
			U3600A	E1	C2			
U1020A	B2	B7	U4090B	A2	D4			
U1020C	C2	B7	U4700A	D1	D1			
U1050B	В3	B6	U5020B	D4	D7			
U1050C	C3	В6	U5030	D3	D7			
U1050D	C4	В6	U5040	D2	D6			
U1400A	E1	В3	U5070B	C2	D5			
U1400B	E1	В3	U5080D	D4	D5			
U1400C	E1	В3	U6020	B2	E7			
U1400D	E2	B3	U6500B	C1	E2			
U1500A	E1	B2						
U1500B	E1	B2	W2017	A3	B8			
U1500C	E2	В2						

Partial A20 also shown on diagrams 1, 3, 4, 5 and 6.






SYSTEM CONTROLLER ACIA PORTS

Table 21-4
Priority Interrupts Diagrams 3

ASSEMBL	ASSEMBLY A20								
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION				
NUMBER  CR01083 CR1084 CR1085 CR1086 CR1087  P1 P1 P2 R1103 R3504 R3504 R5104 R5104 R5704 R5704 R5704 R5704 R5704 R6065 R6094 R6094 R6094 R6104	E2 E2 E2 E3 E3 A1 F2 A1 D3 B1 B1 A1 B3 E1 B1 B3 C2 C3 A2 A1	A5 A5 A5 A5 A5 A5 A6 F5 F3 A3 B4 C2 C2 D4 D4 D1 D1 D1 D1 D1 E5 E5 E5 E5 E4	NUMBER  U1070 U1100 U2100 U3200B U3500 U3600 U4100B U4200B U4500A U4500A U4500B U5100 U5200B U5300 U5400B U5500A U5500A U5500B U5600 U5700 U6070F U6090 U6100 U6300	E2 E3 E1 A4 B1 B2 C3 E3 C3 E3 D1 D2 E3 B3 C2 C3 E3 D1 D2 E3 B3 C3 E3 E3 E3 E3 E3 E3 E3 E3 E3 E3 E3 E3 E3	B5 B4 B4 C2 C2 C2 D4 D4 D4 D2 D2 D4 D4 D4 D4 D5 D2 D2 D4 D4 D4 D5 D5 D6 D7				
R6204 S1100	C2 D3	E3 A4	U6400A U6400B W2098	C1 C2 E1	E3 E3 C4				
U1010A	В4	В8	VV2U98	E1					

Partial A20 also shown on diagrams 1, 2, 4, 5 and 6.






SYSTEM CONTROLLER PRIORITY INTERRUPTS

Table 21-5
Clock Generation Diagram 4

ASSEMBL	Y A20							
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
C1011	В3	A8	C5091	C3*	D4	R4701	B2	D1
C1031	C3*	B7	C5201	C3*	D4	R4704	B1	D1
C1042	C3*	В6	C5301	C3*	D3	R4704	C1	D1
C1058	C3*	В6	C5501	C3*	D2	R4704	C1	D1
C1091	C3*	A4	C5701	C3*	D2	R4802	A2	D1
C1101	C3*	A4	C5803	B2	D1	R5078	B2	E5
C1102	C3*	B4	C6011	C3*	E8	R5704	C1	D1
C1401	C3*	A3	C6022	C3*	E8	R5801	A2	D1
C1501	C3*	A2	C6031	C3*	E7	R5802	B2	D1
C1502	В3	A2	C6051	C3*	E6	R6021	B2	E7
C1602	C3*	B2	C6061	C3*	E6	R6802	A1	E1
C1701	В3	A1	C6071	C3*	E5	R6804	B1	E1
C2011	C3*	B8	C6081	C3*	E5	R6805	B1	E1
C2028	C3*	B7	C6091	C3*	E4	R6806	A1	E1
C2041	C3*	B7	C6101	C3*	E4		i	!
C2061	C3*	В6	C6101	C3*	E4	U1010D	D2	B8
C2071	C3*	B5	C6201	B3	E4	U1030	E3	B7
C2091	C3*	B4	C6301	C3*	E7	U1040	E1	B7
C2091	C3*	B4	C6401	C3*	E3	U1060	B3	B6
C2097	В3	C4	C6501	C3*	E2	U3010A	D2	C8
C2101	C3*	B1	C6801	B1	E1	U3010D	D2	C8
C2401	C4	В3	C6803	B1	E1	U3020D	B2	C7
C3018	C3*	C8	C7030	В3	F7	U3400A	D2	C3
C3028	C3*	C7	C7601	C3*	F2	U4400A	D2	D3
C3071	C3*	C5			l l	U4700B	C1	D1
C3201	C3*	C4	J3014	D2	C8	U5700	C3	D1
C3301	C3*	С3	J5704	D3	E1	U5800A	B2	E1
C3401	C3*	С3				U5800B	A2	E1
C3601	C3*	C2	P1	A3	F5	U5800C	B2	E1
C3701	C3*	C2	P1	F1	F5	U5800D	B1	E1
C3801	C3*	C1	P2	F1	A3	U5800E	B1	E1
C4038	C3*	D7	P2	F3	A3	U5800F	A1	E1
C4068	C3*	D6	P3	A2	A6	U6070E	C2	E5
C4071	C3*	D5	P3	F2	A6	U6200E	D1	E4
C4301	C3*	D3		I		U6200F	D1	E4
C4401	C3*	D3	R1061	B2	В6	U6700	C1	E2
C4601	C3*	C2	R1064	В3	B5	1		l
C4701	C3*	C1	R2081	B2	B5	Y4800	B1	D1
C5011	C3*	D8	R3016	D2	C8	Y7806	B1	F1
C5078	B2	E5	R3504	D2	C2		1	l

Partial A20 also shown on diagrams 1, 2, 3, 5 and 6.

\*indicating decoupling capacitor, 0.1  $\mu$ F




SYSTEM CONTROLLER CLOCK GENERATION



Table 21-6
I/O Port Decode Diagram 5

ASSEMBL	Y A20					
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION		CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
P1	G3	F5		U4020D U4030	D1 C4	D7 D7
R4201	G3	D3	Ш	U4060	C2	D6
R5054	C2	D6	Ш	U4070C	В3	D5
R5704	F5	D1	Ш	U4070H	C4	D5
			П	U4080B	F4	D5
TP2	C4	A5	Ш	U4080C	D3	D5
İ			Ш	U4100A	B2	D4
U1010B	D2	B8	II	U4100C	D3	D4
U1010C	D3	В8	П	U5010	E1	D8
U1020B	E3	A7	Ш	U5050	C2	D6
U1600	C5	B2	II	U5070A	В3	D5
U2022A	F3	C7	H	U5080A	B4	D5
U2022B	E2	C7	H	U5080B	С3	E5
U2022C	D3	C7	II	U6010	E3	E8
U2022D	F2	C7	II	U6022	F1	E7
U2022F	D2	C7	Ш	U <b>603</b> 0	F3	E7
U3030	C4	C7	Ш	U <b>604</b> 0	B2	E6
U3060A	F3	C6	II	U6050	B1	E6
U3060C	F3	C6	П	U60 <b>7</b> 0	В4	E5
U4010	D1	D8	H	U6080C	C5	E5
U4020A	F3	D7	H	U6500A	B5	E2
U4020B	E3	D7	H			
U4020C	C1	D7	Ш	W3068	B5	C5

Partial A20 also shown on diagrams 1, 2, 3, 4 and 6.




SYSTEM CONTROLLER

**⟨**55**⟩** 

Table 21-7
DMA/HSI Diagram 6

ASSEMBLY A20							
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION		
P1	G4	F5	U3100A	С3	C4		
P2	A1	A3	U3100B	F4	C4		
P2	G2	A3	U3100C	F3	C4		
			U3100D	C3	C4		
R1103	D2	B4	U3200A	С3	C4		
R1103	D3	B4	U3200C	С3	C4		
R1201	D3	A3	U3200D	D3	C4		
R1404	C3	B3	U3300A	D3	C3		
R1404	D3	В3	U3300B	E3	C3		
R3104	В3	C4	U3300C	D4	C3		
R3104	E3	C4	U3400B	B4	C3		
R3504	A3	C2	U3600B	D4	C2		
R3704	D3	C2	U3600C	C4	C2		
R3704	E2	C2	U3600D	D1	C2		
R4704	F1	D1	U3700	D4	C1		
R5704	E4	D1	U3800A	F2	C1		
R6204	F2	E3	U3800B	D4	C1		
			U4090E	В3	D4		
TP4	F2	A5	U4090F	В3	D4		
TP9	F1	A5	U4100F	C4	D4		
TP10	C3	A5	U4200C	C4	D4		
TP11	C3	A5	U4300A	C4	D3		
			U4300B	B4	D3		
U1090	D2	B4	U4400B	E1	D3		
U1200	D3	B4	U4500D	F1	D2		
U1300A	B4	B3	U4600B	F1	D2		
U1300B	C4	B3	U5200A	B4	D4		
U2030	B1	B7	U5200C	C4	D4		
U2070	F3	B5	U5200D	F4	D4		
U2080	B3	C5	U5400B	E4	E3		
U2090A	C2	B4	U6080	F2	E5		
U2090B U2090C	A3 A3	B4 B4	1 141204	сз	50		
U23000	A3 E4	B4 B3	W1304 W1306	C3	B3		
U2300 U2400	E4 E4	C3	W1306 W1308	C3	B3		
U3090B	C2	C3 C4	W1308 W1309	C3	B3 B3		
030906	CZ	C4	W1309		ъ3		

Partial A20 also shown on diagrams 1, 2, 3, 4 and 5.



SYSTEM CONTROLLER DMA/HSI

**⋄** 





Fig. 21-2. A10—Communications Interface Board.

2976-134

Table 21-8
Communications Interface Diagram 7


ASSEMBL	ASSEMBLY A10								
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION				
C1010	В2	A1	R2092	B4	В7				
C1020	B2	A2	R2097	B4	B7				
C1031	F2	A3	R3040	D3	C3				
C1040	A2	A4	R3082	A1	C6				
C1090	B2	A7							
C2010	В3	B1	S1030	C3	В3				
C2011	B3	C4	S1060	C1	B5*				
C3082	B2	C7	S1080	D1	B6*				
C4011	B2	C2	S1090	B1	B7*				
C4031	B2	C3							
C4070	B2	C5	U1010A	F1	A1				
			U1010B	F2	A1				
J1	E2	A2	U1010C	F4	A1				
J2	E2	A4	U3010A	F1	C2				
J3	D2	A5	U3010B	F2	C2				
J100	F1	B2*	U3020	E3	C2				
J101	F3	B3*	U3030	E3	C3				
J102	F3	B4*	U3040C	D3	C3				
J103	F4	B5*	U3040D	D3	C3				
J104	B5	B6*	U3050B	A4	C4				
			U3050C	F3	C4				
P1	A1	B1	U3050D	F3	C4				
			U3060A	F3	C4				
R1011	F1 F2	A2	U3060B	B4	C4				
R1021 R1022	F2 E4	B2 B2	U3060C	E2	C4 C4				
R1022	F2	B2 B2	U3050D	F3 C2	C4 C5				
R1023	F2 F2	A3	U3070B	A1	C5				
R2040	F3	B3	U3070E	E3	C5				
R2040	F3 F4	B4	U3080E	B1	C6				
R2060	F4 F4	B4 B4	U3080E	B1	C6				
R2070	F4	B5	U3081	A1	C6				
R2070	F4	B5	U3082	C2	C6 C7				
R2071	B4	B7	03062	62	٠,				
112031	D4	В/							

\*on back of board





COMMUNICATIONS




Circuit Number

Assembly

Table 21-9
Address Buffers Diagram 8

ASSEMBLY A30								
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION			
J7171	D2	E1	R7161	D2	E1			
P1 P1	A1 C1	F1 F1	SW7170	E1	E1			
			U6010A	В4	D7			
R5013	B4	D7	U6010B	В3	D7			
R5015	В4	D8	U6020A	В3	D7			
R5017	B4	D7	U6020B	В3	D7			
R5021	В3	D7	U6030A	B2	D7			
R5025	В3	D7	U6030B	B2	D7			
R5027	В3	D7	U6040A	B1	D6			
R5029	В3	D7	U6040B	B1	D6			
R5035	B2	D7	U7140B	D2	E2			
R5036	B2	D7	U7150	D1	E2			
R5037	B2	D7	U7160	D1	E1			
R5039	B2	D6						


Partial A30 also shown on diagrams 9, 10, 11 and 12.



ASSEMBL	Y A30							
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
C1011	B3*	A8	C4011	B3*	C8	R5099	A3	D4
C1021	B3*	A7	C4021	B3*	C7	R5101	A2	D4
C1031	B3*	A7	C4031	B3*	C7	R5168	D2	D1
C1041	B3*	A6	C4041	B3*	C6	R5169	D2	D1
C1051	B3*	A6	C4051	B3*	C6	R5170	D2	D1
C1061	B3*	A6	C4061	B3*	C6	R5180	D2	D1
C1071	B3*	A5	C4071	B3*	C5	R6101	A3	D4
C1081	B3*	A5	C4081	B3*	C5	R6101	D3	D4
C1091	B3	A4	C4091	B3	C4	R6111	D3	D4
C1101	B3*	A4	C4101	B3*	C4	R6121	D2	D3
C1111	B3*	A4	C4111	B3*	C3	R7011	D3	E8
C1121	B3*	A3	C4121	B3*	C3	R7020	A1	E7
C1131	B3*	A3	C4131	B3*	C3	R7111	C1	E4
C1141	B3*	A2	C4141	B3*	C2	R7162	D1	D1
C1151	B3*	A2	C4151	B3*	C2	R7163	D1	D1
C1161	B3*	A2	C4161	B3*	C2	R7164	D1	D1
C2011	B3*	B8	C6011	B3*	D8	R7165	D1	D1
C2021	B3*	B7	C6021	B3*	D7			
C2031	B3*	B7	C6031	B3*	D7	U4000B	D3	C8
C2041	B3*	B6	C6041	B3*	D6	U4000C	B1	C8
C2051	B3*	B6	C6051	B3*	D6	U6090G	B2	D4
C2061	B3*	B6	C6061	B3*	D6	U6090H	B2	D4
C2071	B3*	B5	C6071	B3*	D5	U6090	B3	D4
C2081	B3* B3	B5 B4	C6081	B3*	D5 D4	U6100	D2 B2	D4 D3
C2091 C2101	B3*	B4 B4	C6091 C6111	B3* B3*	D4 D4	U6110A U6110B	C1	D3
C2101	B3*	B4	C6121	B3*	D3	U6110B	C2	D3
C2121	B3*	B3	C6131	B3*	D3	U6120A	D2	D3
C2121	B3*	B3	C6141	B3*	D2	U6120A	C1	D3
C2141	B3*	B2	C6151	B3*	D2	U6120C	C2	D3
C2151	B3*	B2	C6171	B3*	D2	U6170A	D1	D1
C2161	B3*	B2	C7010	D3	E8	U6170B	D2	D1
C3011	B3*	C8	C7011	B3*	E8	U7010E	B1	E7
C3021	B3*	C7	C7031	A3	E7	U7010F	D3	E7
C3031	B3*	C7	C7091	B3*	E4	U7060C	C1	E5
C3041	B3*	C6	C7101	B3*	E4	U7060D	B1	E5
C3051	B3*	C6	C7145	A3	E2	U7110A	B2	E3
C3061	B3*	C6	i			U7110B	C3	E3
C3071	B3*	C5	CR7012	D3	E8	U7110C	B1	E3
C3081	B3*	C5				U7120A	C2	E3
C3091	В3	В4	J6175	B2	C1	U7120C	С3	E3
C3101	B3*	C4	J6179	B2	C1	U7130A	B2	E2
C3111	B3*	C4	1	1	l i	U7130B	B2	E2
C3121	B3*	C3	P1	A1	F1	U7140A	C2	E2
C3131	B3*	C3	1			1		1
C3141	B3*	C2	R3161	B2	B1	W5011	D3	D8
C3151	B3*	C2	R3162	B2	C1	W7080	B3	E5
C3161	B3*	C2	R5091	D3	D4		1	

Partial A30 also shown on diagrams 8, 10, 11 and 12.

\*indicating decoupling capacitor, 0.1  $\mu$ F




SYSTEM/PROGRAM MEMORY SELECT

Table 21-11
Memory Relocation Logic Diagram 10

ASSEMBL	.Y A30				
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
J5175	D3	C1	U7060F U7070A	C3	E5 E5
P1	А3	F1	U7070B U7070D	B2 B2	E5 E5
R7051	D2	E6	U7080A U7080B	D2 D2	E5 E5
U6090F	В3	D4	U7090	В3	E4
U6120D	В3	D3	U7100A	В3	E4
U7010	C1	E7	U7100B	C2	E4
U7020	B1	E7	U7110D	В3	E3
U7030	B1	E7	U7110E	D4	E3
U7040	C1	E6	U7120B	C4	E3
U7050	E1	E6	U7130C	В3	E2
U7060A	В3	E5	U7140C	В3	E2
U7060B	C2	E5	U7140D	D3	E2
U7060E	B2	E5	<u> </u>		

Partial A30 also shown on diagrams 8, 9, 11 and 12.



SYSTEM PROGRAM MEMORY (10)

Table 21-12
Low Byte Memory Array Diagram (11)

ASSEMBLY A30								
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION			
P1	A1	F1	U2050 U2060	D2 E2	B6 B5			
R5011	C4	D8	U2070	E2	B5			
R5019	C2	D7	U2080	E2	B5			
R5023	B4	D7	U3010	С3	B7			
R5031	B2	D7	U3020	СЗ	B7			
R5033	C4	D7	U3030	D3	B7			
R5041	C2	D6	U3040	D3	В6			
R5043	B4	D6	U3050	D3	В6			
R5047	B1	D6	U3060	E3	B5			
R5053	C4	D6	U3070	E3	B5			
R5057	C1	D6	U3080	E3	B5			
R5063	B4	D5	U4010	C4	C7			
R5067	B1	D5	U4020	C4	C7			
R5073	C4	D5	U4030	D4	C7			
R5077	C1	D5	U4040	D4	C6			
R5083	B4	D5	U4050	D4	C6			
R5087	B1	D4	U4060	E4	C5			
			U4070	E4	C5			
U1010	C2	A7	U4080	E4	C5			
U1020	C2	A7	U6000C	A4	D8			
U1030	D2	A7	U6000D	A2	D8			
U1040	D2	A6	U6050A	B2	D6			
U1050	D2	A6	U6050B	B1	D6			
U1060	E2	A5	U6060A	B1	D5			
U1070	E2	A5	U6060B	B2	D5			
U1080	E2	A5	U6070A	B4	D5			
U2010	C2	B7	U6070B	B3	D5			
U2020	C2	B7	U6080A	В3	D5			
U2030	D2	B7	U6080B	B4	D5			
U2040	D2	В6	U6110D	A1	D3			

Partial A30 also shown on diagrams 8, 9, 10 and 12.








Table 21-13
High Byte Memory Array Diagram (12)

ASSEMBLY A30							
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION		
R5093	B4	D4	U2140	E2	B2		
R5097	B2	D4	U2150	E2	B2		
R5103	B4	D4	U2160	E2	B1		
R5107	B2	D4	U3090	C3	B4		
R5113	B4	D3	U3100	C3	B4		
R5117	B1	D3	U3110	D3	B3		
R5123	B4	D3	U3120	D3	B3		
R5127	B1	D3	U3130	D3	B3		
R5133	B4	D3	U3140	E3	B2		
R5137	B1	D2	U3150	E3	B2		
R5143	B4	D2	U3160	E3	B1		
R5147	B1	D2	U4090	C4	C4		
R5153	B4	D2	U4100	C4	C4		
R5157	B1	D2	U4110	D4	C3		
R5163	B4	D1	U4120	D4	C3		
R5167	B1	D1	U4130	D4	C3		
			U4140	E4	C2		
U1090	C2	A4	U4150	E4	C2		
U1100	C2	A4	U4160	E4	C1		
U1110	D2	A4	U6000A	A2	D8		
U1120	D2	A3	U6000B	A4	D8		
U1130	D2	A2	U6130A	B2	D3		
U1140	E2	A2	U6130B	B1	D3		
U1150	E2	A2	U6140A	B1	D2		
U1160	E2	A1	U6140B	B2	D2		
U2090	C2	B4	U6150A	B4	D2		
U2100	C2	B4	U6150B	B3	D2		
U2110	D2	B4	U6160A	B3	D1		
U2120 U2130	D2 D2	B3 B3	U6160B	B4	D1		

Partial A30 also shown on diagrams 8, 9, 10 and 11.



SYSTEM/PROGRAM MEMORY (12)



Component Number A23 A2 R1234 Assembly Number Subassembly Number (if used) Number

Fig. 21-4. A40-Emulator Controller Board.


Static Sensitive Devices See Maintenance Section

2976-136

Table 21-14
System/Program Processor Control Diagram 13

ASSEMB	LY A40				
CIRCUIT	SCHEM	BOARD	CIRCUIT	SCHEM	BOARD
NUMBER	LOCATION	LOCATION	NUMBER	LOCATION	LOCATION
J1133 J1133 J1133 J1133 P1 P1 P3 P3 P3 R1171 R2151 R2151 R5151	B1 B2 D3 A2 E3 A1 E3 A1 C1 D4 D4 A2 A3	F6 F6 F6 A3 A3 F7 F7 E7 D6 D6 D6 B6 B6	U3180B U3190A U3190B U4120B U4130C U4130C U4140A U4140B U4140C U4140C U4170C U4180B U4190A U5130C U5130C	C3 D1 C1 D2 C1 B2 B1 B2 B2 D3 D3 D3 B3 B3 B2 B2 B2 B3	C7 C8 C8 C5 C6 C6 C6 C6 C7 C7 C8 B4 B6 B6
U3160B	D2	C7	U5150B	B3	B6
U3170A	B1	C7	U5150C	B3	B6
U3170B	B1	C7	U5150D	C1	B6
U3180A	C3	C7	U5160B	C3	B7

Partial A40 also shown on diagrams 14, 15, 16, 17, 18 and 19.



PROCESSOR CONTROLLER (13)

Table 21-15
Breakpoint Logic Diagram 14

CIRCUIT SCHEM BOARD CIRCUINUMBER LOCATION LOCATION NUMBER	ER LOCATION	BOARD LOCATION
J1093 F2 F4 U3040		
J1113	C1 00 C1 00 C2 00 D1 E2 00A E2 00B E2 00C E2 00C E1 00E E1 00E E1 00 E1 00 E1	C2 C3 C4 C4 B3 C4 C4 C4 C4 C4 C4 C4 C4 B4 C5 B4

Partial A40 also shown on diagrams 13, 15, 16, 17, 18 and 19.







Table 21-16
Interrupt Logic Diagram 15

ASSEMBLY A40					
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
J1113	E3	F5	U3130A	В2	C6
J3073	E3	D3	U3130B	B2	C6
J5177	D2	A7	U4070	E2	В3
			U4110D	D2	C5
P1	A2	A3	U4120A	C2	C5
P1	A3	A3	U4120C	D2	C5
P1	F1	A3	U4130B	B2	C6
P3	A3	F7	U4150A	E1	C6
			U4190B	E2	C8
R1171	A3	E7	U5040	C2	B2
R2151	A4	D6	U5050	C2	В3
R2151	B4	D6	U5070	D2	В3
R5111	А3	B5	U5080A	E2	B4
		_	U5080B	E2	В4
U1120C	A2	E5	U5080C	E3	В4
U1130	D3	E6	U5080D	E2	В4
U1140A	E3	E6	U5090D	C2	B4
U1150A	B3	E6	U5090E	E3	B4
U1150B	B3	E6	U5100A	E1	B6
U1160A	B3	E7	U5100E	E3	B4
U1160B U1170A	C3	E7 E7	U5110C	B3 B3	B5 B5
U1170A	C3	E7	U5110D	A2	B5 B5
U1170B	D3	E7	U5110H U5120A	C2	B5 B5
U1180B	D3	E7	U5130A	C2	B6
U1190A	E1	E8	U5130A	E2	B6
U1190B	A4	E8	U5170A	B2	B7
U2130	D2	D6	U5170A	D1	B7 B7
U2150A	D1	D6	U5180A	E2	B7
U2170E	E1	D7	1 551552		٠,
U2180A	E1	D7	W4153	E1	C6

Partial A40 also shown on diagrams 13, 14, 16, 17, 18 and 19.





FRONT PANEL INTERFACE (16)

Table 21-17
Front Panel Interface Diagram 16

ASSEMBLY A40					
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
C1021	C4*	E1	C5181	C4*	В7
C1041	C4*	E2	ł		_
C1061	C4*	E3	J1113	B4	F5
C1081	C4*	E4	J1133	B3	F6
C1101	C4* C4*	E4 E5	J1133 J1183	B4 C3	F6 F7
C1121 C1141	C4*	E6	31183	LS	"
C1141	C4*	E7	P1	A2	A3
C1181	C4*	E7	P1	E1	A3
C2021	C4*	D1	P2	A1	F3
C2041	C4*	D2	P2	E2	F3
C2061	C4*	D3	P3	A1	F7
C2081	C4*	D4	P3	E3	F7
C2101	C4*	D4			
C2141	C4*	D6	R1181	A1	E7
C2161	C4*	D7	R2151	A2	D6
C2181	C4*	D7	R2151	C3	D6
C3021	C4*	C1	R5111	A2	B5
C3041	C4*	C2	R5111	B2	B5
C3061	C4*	C3	R5111	В3	B5
C3081	C4*	C4	R5151	В3	В6
C3101	C4*	C4	R5151	E4	В6
C3121	C4*	C5			l
C3141	C4*	C6	U1070	D3	E3
C3151	C4*	C6	U1080	D1	E4
C3161 C3181	C4* C4*	C7 C7	U1090 U1140D	D2 C3	E4 E6
C4021	C4*	B1	U2140A	C3	D6
C4041	C4*	B2	U2140A	B2	D6
C4041	C4*	B3	U2140E	B2	D6
C4081	C4*	B3	U2140	D1	D6
C4091	C4*	B4	U2180A	B1	D7
C4101	C4*	В4	U2180D	C2	D7
C4121	C4*	B5	U2190B	B1	D8
C4141	C4*	В6	U4170B	B2	C7
C4161	C4*	В7	U5090B	C2	B4
C4171	C4*	C7	U5110A	D3	B5
C4181	C4*	C7	U5110B	C2	B5
C5021	C4*	B1	U5110E	В3	B5
C5035	C3	A2	U5110F	В3	B5
C5041	C4*	B2	U5120B	В3	B5
C5061	C4*	B3	U5130D	B3	B6
C5081	C4*	B4	U5140E	C1	B6
C5101	C4*	B4	U5140F	B1	B6
C5121	C4*	B5	U5140	B2 B1	B6
C5141	C4* C4*	B6 B6	U5190A U5190B	C2	B8 B8
C5161 C5165	C3*	A7	091908	62	D8
C5105	C4*	B7	W5097	B4	A4
00171		L	Шооб/		L

Partial A40 also shown on diagrams 13, 14, 15, 17, 18 and 19.

\*indicating decoupling capacitor, 0.1  $\mu$ F





Table 21-18
PC Last/PC Next Logic Diagram 17

ASSEMBLY A40					
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION
P2	E2	F3	U1040 U1050	C3 B3	E2 E3
R2121	A1	D5	U1060	D2	E3
R2131	A1	D5	U1100	B1	E4
			U1110	C1	E5
U1010	B2	E1	U2050	В3	D3
U1020	C2	E1	U2100	B1	D5
U1030	B2	E2			

Partial A40 also shown on diagrams 13, 14, 15, 16, 18 and 19.




EMULATOR CONTROLLER PC LAST/PC NEXT LOGIC (17)

Table 21-19
Jump Address Logic Diagram 18

ASSEMBLY A40						
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	
P1 P1 P2 P3	A1 E1 E4 A4	A3 A3 F3 F7	U2190C U2190D U3070 U3100 U3110	C2 C3 B1 D2 D1	D8 D8 C3 C4 C5	
R2151 R5151	D4 A4	D6 B6	U3160C U3160D U4010	A3 A2 B2	C7 C7 B1	
U1120A U2060A U2060D U2110 U2150B	D2 D2 D2 D1 B2	E5 D3 D3 D5 D6	U4020 U4030 U4040 U5020 U5030	B2 B3 B3 C2 C3	B1 B2 B2 B1 B2	
U2150C U2160A U2160B U2190A	B3 B2 B3 A3	D6 D7 D7 D8	U5090E U5100B W1111	A2 D2 E2	B4 B4 E5	

Partial A40 also shown on diagrams 13, 14, 15, 16, 17 and 19.




EMULATOR CONTROLLER JUMP ADDRESS LOGIC


Table 21-20
I/O Port Decode/Forced Jump Logic Diagram 19

ASSEMBLY A40						
CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	CIRCUIT NUMBER	SCHEM LOCATION	BOARD LOCATION	
NUMBER  J1113 J1113 J1133 J1133 J1133 P1 P1 P1 P3 R1171 R2131 R2151 R2151 R5111 R5151 U1120B	D3 F3 B3 E3 E4 A3 F3 A3 F3 C1 D4 E4 A3 B3 E4 E4	F5 F6 F6 F6 F6 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7 F7	NUMBER  U2170B U2170D U3050 U3120A U3120B U3140A U3150A U3150A U3150A U4110B U4110C U4130A U4190C U4190D U5060 U5090C U5100D	A4 A2 E2 D4 C4 D3 E3 C3 E3 D3 D3 E3 C4 B3 B4 B3 B4 B3 B3 B2 B2 B2 B3	D7 D7 C3 C5 C6 C6 C6 C7 C7 C7 C7 C8 C8 B3 B4 B4 B4	
U1120D U1140B U1140C U2060C U2070B U2070 U2120 U2170A	E3 C2 B3 D1 E1 E3 B1 C2	E5 E6 E6 D3 D3 D3 D5	U5110G U5160B U5160C U5180B W4163 W4165	B3 C3 B3 C3 B3 B3	B5 B7 B7 B7 C7	


Partial A40 also shown on diagrams 13, 14, 15, 16, 17 and 18.







### COMPONENT NUMBER EXAMPLE




Chassis-mounted components have no Assembly Number prefix—see end of Replaceable Electrical Parts List-


Fig. 21-5. A50—Front Panel Board.




2976-138


















I/O PORTS 25 RES(L) PAGE (L ) 26 U416ØF 74LSØ4 25 WRP (H)
25 R(L)/W(H)
MSTR RUN(H)
NBA13 (H)
NBA13 (H) CR1023 U317ØC 74LS32 U4Ø5Ø 74LS273 25 OP (H) U316ØA 74LS139 \* ₩EM(H) U3170B 74LS32 U4Ø4ØB 74LS26Ø U4Ø3Ø 74LS3Ø CR1Ø22 CR1031 CR1033 CR1035 D7 (H)
D6 (H)
D5 (H)
D4 (H)
D3 (H)
D2 (H)
D1 (H)
DØ (H) Q4 9 Q3 15 Q5 6 Q2 16 Q6 5 Q1 19 Q7 2 (10) A7 (H) PRTY CMPLT(H)
PRTY INH(L)
25 A4(H) REF.INT.ENABLE(H) AØ(H) 26 DØ(H) - D7(H) AØ(H) - A15(H) U417ØA 74LSØØ DATARD (L ) PRTY CLR(L) > 25 25 ► U5Ø7Ø 74LS374 RP5132-8 2.7K U513ØB 74LS1Ø9 U418ØF 74LS14 3 10 10 10 2 2 DB7(H)
18 90 90 17 70 70 4 20 20 5 DB4(H)
14 60 60 13 50 50 8 40 40 9 DB6(H)
13 50 50 8 40 40 9 DB6(H) I/O CLK A14(H) A13(H) A12(H) A11(H) A10(H) U515ØA U615ØG 74LS244 74LS1Ø9 U616ØB 74LS27 U616ØC 74LS27 U615ØF 74LS244 PAUSE(L) U5080 74LS374 U615ØC MSTR PAUSE(L) 
 3
 10
 10
 2

 18
 80
 80
 19

 17
 7
 70
 70
 16

 4
 20
 20
 6
 6

 7
 30
 30
 6
 15

 14
 60
 60
 15
 12

 8
 40
 40
 9
 A5(H) A5(H) A4(H) A3(H) A2(H) A1(H) DB6(H)
DB5(H)
DB4(H)
DB3(H) RP5132-2 2.7K RP5132−3 2.7K ≤ U318ØC 745Ø3 U514ØB U615ØD 74LS244 DB2(H)
DB1(H)
DBØ(H) 74LS1Ø9 FP HOLD(L) U513ØA 74LS1Ø9 1 | P/O MAIN INT.BD. DB2(H) - DB7(H) 26 REF(H) 26 INT 15(H) U416ØC 74LSØ4 TP1Ø49 26 REFN(H) PRTY LTCH P/O MAIN INT.BD. U5Ø1ØD 74LsØ4 COMPONENT NUMBER EXAMPLE U5Ø1ØE 74LSØ4 U5Ø1ØB 74LSØ4 A23 A2 R1234 14 ---(10) 8 Assembly Subassembly Number Subassembly Number (if used) NOTE: Table 21-1, shows IC pin-out (VCC & GND). REFRESH CONTROL P/O A8Ø SYSTEM RAM BOARD I/O-REFRESH 854Ø I U SERVICE 3920-59

D

Ε

F

В

Α

2

3

4

5

С




**Table 21-21** Sixty-Nine .22 μF\*

C1061	C1102	C2101	C3171
C1071	C1112.	C2111	C3181
C1081	C1122	C2121	C4161
C1092	C1132	C2131	C4181
C1101	C1142	C2141	C4021
C1111	C1151	C3031	C4031
C1121	C1171	C3051	C4041
C1131	C1181	C3061	C4051
C1141	C1010	C3071	C4071
C1024	C2050	C3081	C4121
C1037	C2011	C3092	C4162
C1039	C2O21	C3101	C5011
C1052	C2031	C3111	C5091
C1062	C2061	C3121	C5131
C1072	C2071	C3131	C5,141
C1082	C2081	C3141	C5161
C1094	C2092	C3161	C5171
			C6161


**Table 21-22** Seven .22 μF\*\*

C1021 C1091 C1093 C2091 C3091 C5172 C1161 A , B , C , D , E , F , G ,











**\frac{2}{6}** 


•

Α В C D Ε F G PARITY RAM BANK Ø BANK 1 BANK 2 BANK 3 PRTY OUT(H) 26 26 DØ(H) - D7(H) 1 RASØ(L) - RAS3(L) U114Ø 2118 U1Ø6Ø 2118 U2Ø6Ø 2118 U3Ø6Ø 2118 U4Ø6Ø 2118 26 ► PRTY IN(H) D0Ø(H) D0Ø(H) D0Ø(H) D0Ø(H) DOUT DOUT RASØ(L) 4 RAS DOUT DOUT RAS1(L) 4 RAS RAS2(L) 4 RAS RAS3(L) 4 RAS RASØ(L) U1Ø7Ø 2118 U2Ø7Ø 2118 U2140 U3Ø7Ø U4Ø7Ø D01 (H) D01 (H) DO1 (H) DOUT DOUT RAS1(L) 4 RAS DOUT DOUT RAS1(L) RASØ(H) 4 RAS RAS2(L) 4 RAS3(L) 4 4 RAS 2 U314Ø 2118 U1Ø8Ø 2118 U2Ø8Ø 2118 U3Ø8Ø 2118 U4Ø8Ø D02(H) D02(H) D02(H) D02(H) RAS1(L) 4 RAS DOUT RAS3(L) 4 RAS . מסטד DOLLT RASØ(L) 4 RAS DOUT DOLLE RAS2(L) 4 RAS2(L) U2Ø9Ø 2118 U414Ø U3Ø9Ø U1Ø9Ø U4Ø9Ø 2118 2118 1 RAS DOUT D03(H) D03(H) D03(H) D03(H) DOUT DOUT DOUT DOUT RAS3(L) RASØ(H) 4 RAS RAS1(L) RAS2(L) 4 RAS3(L) 4 U1100 2118 U21ØØ 2118 U3100 2118 U4100 2118 3 NOTE: ALL 2118'S AT RIGHT HAVE CONNECTIONS OF SAMPLE SHOWN BELOW. D04(H) D04(H) RASØ(L) 4 RAS DOUT RASI(L) 4 RAS DOUT DOUT RAS3(L) 4 RAS DOUT RAS2(L) 4 2118 2 DIN DOUT 14 DO --U111Ø 2118 U211Ø 2118 U311Ø 2118 U4110 4 RAS 2118 RAS -15 CAS 26 CAS(L) 26 VE(L) RAS DOUT D05(H) 14 DOŚ(H) D05(H) D05(H) DOUT 14 3 VE DOUT DOUT RASØ(L) 4 RAS RAS1(L) RAS2(L) 4 RAS3(L) 13 A6 A6(L) A5(L) 1Ø A5 11 A4 U112Ø 2118 U212Ø 2118 U312Ø 2118 U412Ø 2118 A4(L) 12 A3 A3(L) A2(L) 6 A2 D06(H) D06(H) RAS2(L) 4 RAS RAS1(L) 4 RAS RAS3(L) 4 RAS DOUT A1 (L) 7 A1 RASØ(L) 4 RAS DOUT DOUT DOUT 4 AØ(L) 5 AØ 26 AØ(L) - A6(L) U213Ø 2118 U313Ø 2118 U413Ø 2118 4 RAS DOUT 14 D07(H) D07(H) 14 D07(H) D07(H) RAS1(L) 4 RAS RAS2(L) 4 RAS DOUT RAS3(L) 4 RAS DOUT RASØ(L) COMPONENT NUMBER EXAMPLE A23 A2 R1234 D0Ø(H) - D07(H) ► 26 NOTE: Table 21-1, shows IC pin-out (VCC & GND). P/O A8Ø SYSTEM RAM BOARD MEMORY ARRAY 27 854Ø I U SERVICE 3920-62 Q


\(\frac{27}{2}\)

























COMPONENT NUMBER EXAMPLE



Static Sensitive Devices See Maintenance Section

Fig. 21-1. A20-System Controller Board.

# REPLACEABLE MECHANICAL PARTS

#### PARTS ORDERING INFORMATION

Replacement parts are available from or through your local Tektronix, Inc. Field Office or representative.

Changes to Tektronix instruments are sometimes made to accommodate improved components as they become available, and to give you the benefit of the latest circuit improvements developed in our engineering department. It is therefore important, when ordering parts, to include the following information in your order: Part number, instrument type or number, serial number, and modification number if applicable.

If a part you have ordered has been replaced with a new or improved part, your local Tektronix, Inc. Field Office or representative will contact you concerning any change in part number.

Change information, if any, is located at the rear of this manual.

#### SPECIAL NOTES AND SYMBOLS

X000 Part first added at this serial number
00X Part removed after this serial number

#### FIGURE AND INDEX NUMBERS

Items in this section are referenced by figure and index numbers to the illustrations.

#### INDENTATION SYSTEM

This mechanical parts list is indented to indicate item relationships. Following is an example of the indentation system used in the description column.

1 2 3 4 5

Name & Description

Assembly and/or Component
Attaching parts for Assembly and/or Component

\_ \_ \_ \* \_ \_ \_

Detail Part of Assembly and/or Component Attaching parts for Detail Part

Parts of Detail Part Attaching parts for Parts of Detail Part

Attaching Parts always appear in the same indentation as the item it mounts, while the detail parts are indented to the right. Indented items are part of, and included with, the next higher indentation. The separation symbol - - - \* - - - indicates the end of attaching parts.

Attaching parts must be purchased separately, unless otherwise specified.

#### **ITEM NAME**

In the Parts List, an Item Name is separated from the description by a colon (:). Because of space limitations, an Item Name may sometimes appear as incomplete. For further Item Name identification, the U.S. Federal Cataloging Handbook H6-1 can be utilized where possible.

#### **ABBREVIATIONS**

**	INCH	ELCTRN	ELECTRON	IN	INCH	SE	SINGLE END
#	NUMBER SIZE	ELEC	ELECTRICAL	INCAND	INCANDESCENT	SECT	SECTION
ACTR	ACTUATOR	ELCTLT	ELECTROLYTIC	INSUL	INSULATOR	SEMICOND	SEMICONDUCTOR
ADPTR	ADAPTER	ELEM	ELEMENT	INTL	INTERNAL	SHLD	SHIELD
ALIGN	ALIGNMENT	EPL	ELECTRICAL PARTS LIST	LPHLDR	LAMPHOLDER	SHLDR	SHOULDERED
AL	ALUMINUM	EQPT	EQUIPMENT	MACH	MACHINE	SKT	SOCKET
ASSEM	ASSEMBLED	EXT	EXTERNAL	MECH	MECHANICAL	SL	SLIDE
ASSY	ASSEMBLY	FIL	FILLISTER HEAD	MTG	MOUNTING	SLFLKG	SELF-LOCKING
ATTEN	ATTENUATOR	FLEX	FLEXIBLE	NIP	NIPPLE	SLVG	SLEEVING
AWG	AMERICAN WIRE GAGE	FLH	FLAT HEAD	NON WIRE	NOT WIRE WOUND	SPR	SPRING
BD	BOARD	FLTR	FILTER	OBD.	ORDER BY DESCRIPTION	SQ	SQUARE
BRKT	BRACKET	FR	FRAME or FRONT	OD	OUTSIDE DIAMETER	SST	STAINLESS STEEL
BRS	BRASS	FSTNR	FASTENER	OVH	OVAL HEAD	STL	STEEL
BRZ	BRONZE	FT	FOOT	PH BRZ	PHOSPHOR BRONZE	SW	SWITCH
BSHG	BUSHING	FXD	FIXED	PL	PLAIN or PLATE	Т	TUBE
CAB	CABINET	GSKT	GASKET	PLSTC	PLASTIC	TERM	TERMINAL
CAP	CAPACITOR	HDL	HANDLE	PN	PART NUMBER	THD	THREAD
CER	CERAMIC	HEX	HEXAGON	PNH	PAN HEAD	THK	THICK
CHAS	CHASSIS	HEX HD	HEXAGONAL HEAD	PWR	POWER	TNSN	TENSION
CKT	CIRCUIT	HEX SOC	HEXAGONAL SOCKET	RCPT	RECEPTACLE	TPG	TAPPING
COMP	COMPOSITION	HLCPS	HELICAL COMPRESSION	RES	RESISTOR	TRH	TRUSS HEAD
CONN	CONNECTOR	HLEXT	HELICAL EXTENSION	RGD	RIGID	V	VOLTAGE
COV	COVER	HV	HIGH VOLTAGE	RLF	RELIEF	VAR	VARIABLE
CPLG	COUPLING	IC	INTEGRATED CIRCUIT	RTNR	RETAINER	W/	WITH
CRT	CATHODE RAY TUBE	ID	INSIDE DIAMETER	SCH	SOCKET HEAD	WSHR	WASHER
DEG	DEGREE	IDENT	IDENTIFICATION	SCOPE	OSCILLOSCOPE	XFMR	TRANSFORMER
DWR	DRAWER	IMPLR	IMPELLER	SCR	SCREW	XSTR	TRANSISTOR

# CROSS INDEX—MFR. CODE NUMBER TO MANUFACTURER


Mfr. Code	Manufacturer	Address	City, State, Zip
S3109	FELLER ASA ADOLF AG.,		
	C/O PANEL COMPONENTS CORP.	355 TESCONI CIRCLE	SANTA ROSA, CA 95401
s3629	PANEL COMPONENTS CORP.	2015 SECOND ST.	BERKELEY, CA 94170
000BK	STAUFFER SUPPLY	105 SE TAYLOR	PORTLAND, OR 97214
000JA	J. PHILLIP INDUSTRIES INC.	5713 NORTHWEST HIGHWAY	CHICAGO, ILL 60646
00779	AMP, INC.	P O BOX 3608	HARRISBURG, PA 17105
05574	VIKING INDUSTRIES, INC.	21001 NORDHOFF STREET	CHATSWORTH, CA 91311
07111	PNEUMO DYNAMICS CORPORATION	4800 PRUDENTIAL TOWER	BOSTON, MA 02199
09922	BURNDY CORPORATION	RICHARDS AVENUE	NORWALK, CT 06852
12327	FREEWAY CORPORATION	9301 ALLEN DRIVE	CLEVELAND, OH 44125
16428	BELDEN CORP.	P. O. BOX 1331	RICHMOND, IN 47374
22526	BERG ELECTRONICS, INC.	YOUK EXPRESSWAY	NEW CUMBERLAND, PA 17070
28520	HEYMAN MFG. CO.	147 N. MICHIGAN AVE.	KENILWORTH, NJ 07033
53387	MINNESOTA MINING AND MFG. CO., ELECTRO	•	•
	PRODUCTS DIVISION	3M CENTER	ST. PAUL, MN 55101
66821	SCOVILL INC. SECURITY PRODUCTS DIV.	OLD CHARLOTTE HWY. PO BOX 2588	CHARLOTTE, NC 28212
70903	BELDEN CORP.	2000 S BATAVIA AVENUE	GENEVA, IL 60134
71468	ITT CANNON ELECTRIC	666 E. DYER RD.	SANTA ANA, CA 92702
71785	TRW, CINCH CONNECTORS	1501 MORSE AVENUE	ELK GROVE VILLAGE, IL 60007
73743	FISCHER SPECIAL MFG. CO.	446 MORGAN ST.	CINCINNATI, OH 45206
73803	TEXAS INSTRUMENTS, INC., METALLURGICAL		
	MATERIALS DIV.	34 FOREST STREET	ATTLEBORO, MA 02703
75037	MINNESOTA MINING & MFG CO. ELECTRO		
	PRODUCTS DIV.	3M CENTER	ST. PAUL, MN 55101
77339	NATIONAL LOCK WASHER COMPANY	P O BOX 5115, INDUSTRIAL PARKWAY	NORTH BRANCH, NJ 08856
78189	ILLINOIS TOOL WORKS, INC.		
	SHAKEPROOF DIVISION	ST. CHARLES ROAD	ELGIN, IL 60120
80009	TEKTRONIX, INC.	P O BOX 500	BEAVERTON, OR 97077
80126	PACIFIC ELECTRICORD CO.	747 W. REDONDO BEACH, P O BOX 10	GARDENA, CA 90247
83385	CENTRAL SCREW CO.	2530 CRESCENT DR.	BROADVIEW, IL 60153
83486	ELCO INDUSTRIES, INC.	1103 SAMUELSON ROAD	ROCKFORD, IL 61101
86928	SEASTROM MFG. COMPANY, INC.	701 SONORA AVENUE	GLENDALE, CA 91201
93907	TEXTRON INC. CAMCAR DIV	600 18TH AVE	ROCKFORD, IL 61101

Fig. & Index	Tektronix	Serial/Mo		04.	40045	Nama 9 Deservintion	Mfr Code	Mfr Part Number
No.	Part No.	Eff	Dscont	uty	1 2 3 4 5	Name & Description	Code	Will Fall Number
1-1	124-0367-03	3		2	STRIP, TRIM: COR	NER, TOP, PVC, EARTH BROWN	80009	124-0367-03
-2	124-0366-03	3		2	STRIP, TRIM: COR	NER, BOTTOM, PVC, EARTH BROWN	80009	124-0366-03
-3	348-0617-0	4		4	FOOT, CABINET: B	OT, EARTH BROWN	80009	348-0617-04
-4	348-0596-0	0		4	PAD, CAB. FOOT: 0	.69 X 0.255 X 0.06,PU	80009	348-0596-00
<del>-</del> 5	426-1725-0					.:TOP CORNER (ATTACHING PARTS)	80009	426-1725-00
-6	213-0863-00	)		4	SCREW, TPG, TF:8	-32 X 1.375, TAPTITE, FILH	93907	OBD
-7	211-0534-0			6	SCR, ASSEM, WSHR	:6-32 X 0.312 INCH, PNH STL	83385	OBD
-8	426-1726-0	0		2	FRAME SECT, CAB	.:CENTER (ATTACHING PARTS)	80009	426-1726-00
-9	212-0091-0	0		4	SCREW, MACHINE:	8-32 X 0.625", FILH STL, CD P	L 93907	OBD
	211-0510-0	0		5	SCREW, MACHINE:	6-32 X 0.375, PNH, STL, CD PL	83385	OBD
	210-0006-0	0		5	WASHER, LOCK:#6	INTL,0.018THK,STL CD PL	78189	1206-00-00-0541C
-10	426-1724-0	0		2		.:BOTTOM CORNER (ATTACHING PARTS)	80009	426-1724-00
-11	213-0863-0	0		4	SCREW, TPG, TF:8	-32 X 1.375, TAPTITE, FILH	93907	OBD
-12	211-0534-0	0		6	SCR, ASSEM, WSHR	:6-32 X 0.312 INCH, PNH STL	83385	OBD
-13	386-4395-0	0		1	PLATE, SIDE: ALU	MINUM (ATTACHING PARTS)	80009	386-4395-00
-14	211-0510-0			2	SCREW, MACHINE:	6-32 X 0.375, PNH, STL, CD PL	83385	OBD
-15	210-0006-0	0		2	WASHER, LOCK:#6	INTL,0.018THK,STL CD PL	78189	1206-00-00-0541C
-16	386-4411-0	0		1		(ATTACHING PARTS)	80009	386-4411-00
-17	211-0511-0	0		2	SCREW, MACHINE:	6-32 X 0.500, PNH, STL, CD PL	83385	OBD
-18	210-0457-0	0		2		A:6-32 X 0.312,STL CD PL	83385	OBD
-19	210-0006-0	0		2	WASHER, LOCK:#6	INTL,0.018THK,STL CD PL	78189	1206-00-00-0541C
-20	390-0749-0	3		1	CABINET, BOTTOM	:EARTH BROWN	80009	390-0749-03
	390-0752-0	3		1	CABINET, TOP: EA		80009	390-0752-03
-21	390-0750-0	3			CABINET, SIDE : E		80009	
-22	334-5018-0	0			PLATE, IDENT: MK		80009	
-23	386-4401-0			1	PANEL, CKT BD C		80009	386-4401-00
				_	•	(ATTACHING PARTS)		
-24	210-0586-0	0		5		A:4-40 X 0.25,STL CD PL	83385	OBD
		-		_	PANEL, CKT BD C	G INCLUDES:		
-25	351-0087-0	0		16		ARD:4.75 INCH LONG, PLASTIC	80009	351-0087-00
-26	407-2581-0	0		1	BRKT, PROM PROG	R:ALUMINUM (ATTACHING PARTS)	80009	407-2581-00
-27	211-0614-0	0		2		:6-32 X 0.250 PNH, STL CD PL	83385	OBD
-28	386-4397-0	0		1	SUBPANEL, FRONT	: (ATTACHING PARTS)	80009	386-4397-00
-29	211-0510-0	0		3	SCREW, MACHINE:	6-32 X 0.375, PNH, STL, CD PL	83385	OBD
-30	210-0006-0	0		3		INTL,0.018THK,STL CD PL	78189	1206-00-00-0541C
-31	210-0457-0	0		3	NUT, PL, ASSEM W	A:6-32 X 0.312,STL CD PL	83385	OBD
-32	101-0064-0	0		1	TRIM, DECORATIV	E:FACADE (ATTACHING PARTS)	80009	101-0064-00
-33	211-0511-0	0		4		6-32 X 0.500, PNH, STL, CD PL	83385	OBD
-34	129-0851-0	0		3	SPACER, POST: 0.	709 L W/6-32 INT THD	80009	129-0851-00
-35	210-0802-0	0		3	WASHER, FLAT:0.	15 ID X 0.312 INCH OD	12327	OBD
-36	210-0006-0	0		3		INTL,0.018THK,STL CD PL	78189	1206-00-00-0541C
-37	378-0149-0	0		2	GRILL, PLASTIC:		80009	378-0149-00
-38	334-5017-0			1		D CIRCUIT BOARD INFORMATION	80009	334-5017-00
-39	352-0586-0			1	HOLDER, IDENT, P		80009	352-0586-00
-40	211-0025-0	0		3		4-40 X 0.375 100 DEG, FLH ST	և 83385	OBD
-41	220-0767-0			3		4-36 X 0.38 X0.25,SST		C 7000

REV SEP 1982 22-3

Fig. & Index No.	Tektronix Part No.	Serial/M Eff	odel No. Dscont	Qty	1 2 3 4 5	Name & Description	Mfr Code	Mfr Part Number
1-42	378-2046-0	0		2	GRILLE, PLASTIC	: FRONT	80009	378-2046-00
-43	333-2660-0	0		1	PANEL, FRONT: BL	ANK	80009	333-2660-00
-44	214-2964-0	0		2	•	OPPER-BERYLLIUM (ATTACHING PARTS)	80009	214-2964-00
-45	210-0586-0	0		4	NUT, PL, ASSEM W	A:4-40 X 0.25, STL CD PL	83385	OBD
-46	343-0831-0	0		2	RETAINER, SPR: A	LUMINUM *	80009	343-0831-00
-47	333-2659-0	0		1	PANEL, FRONT: BL	ANK	80009	333-2659-00
	672-0884-0			1	CKT BOARD ASSY		80009	672-0884-00
-48				1		SY:FRONT PANEL(SEE A50 REPL) (ATTACHING PARTS)		
-49	211-0116-0	0		2	. SCR, ASSEM WS	HR:4-40 X 0.312 INCH, PNH BRS	83385	OBD
				_	. CKT BOARD AS	SY INCLUDES:		
-50				16	TERMINAL, P	IN: (SEE A50J1 REPL)		
-51	214-2964-0	00		2		:COPPER-BERYLLIUM (ATTACHING PARTS)	80009	214-2964-00
-52	210-0586-0	00		4	. NUT.PL.ASSEM	WA:4-40 X 0.25, STL CD PL	83385	OBD
-53	343-0831-0			2	. RETAINER, SPR	The state of the s	80009	343-0831-00
-54	352-0157-0	0		4	. LAMPHOLDER:W	HITE PLASTIC	80009	352-0157-00
-55	378-0602-0			4	. LENS, LIGHT: A	MBER	80009	378-0602-01
-56				4		DIO:(SEE A50CR1013,1014,1015 AND	*	
-57	210-0458-0	00		1		WA:8-32 X 0.344 INCH, STL	83385	OBD
-58				ī		E:(SEE A50S110 REPL)		
-59	386-4396-0	00		ī	. SUBPANEL, FRO		80009	386-4396-00
-60	333-2643-0			1	. PANEL, FRONT:		80009	333-2643-00
-61				1		R:(SEE A50S100 REPL)		
-62	220-0884-0	00		4	NUT, BAR: 0.312		80009	220-0884-00
-63	211-0512-0	00		8		6-32 X 0.50" 100 DEG,FLH STL	83385	OBD
-64	426-1624-0	)2		1	FRAME, CABINET:	OPEN FRONT	80009	426-1624-02

22-4 REV MAY 1982







Fig. &								
Index	Tektronix	Serial/N	lodel No.				Mfr	
No.	Part No.	Eff	Dscont	Qty	1 2 3 4 5	Name & Description	Code	Mfr Part Number
2-1		-		1	CKT BOARD AS:	SY:SYSTEM CONTROLLER(SEE A20 REPI	:.)	
-2	105-0792-0	00		2	. EJECTOR, CK		80009	105-0792-00
-3	214-1337-0	00			PIN.SPRI	NG:0.10 OD X 0.25 INCH L,STL	80009	214-1337-00
-4	136-0578-0	0		2		ELEK: MICROCKT, 24 PIN, LOW PROFILE	73803	C S9002-24
-5	136-0623-0	10				G-IN:40 DIP,LOW PROFILE	73803	CS9002-40
-6						SEE A20J1080 REPL)	, 5005	007002 40
-7	131-2597-0	00		1		ELEC: HEADER, 2X20, RT ANGLE	53387	3432-120-Z
	131-2405-0	00		1		ELEC:CKT BD,2 X 25MALE	75037	3433-1202
-8	131-0993-0	00		3		OR:2 WIRE BLACK	00779	850100-01
-9				18		IN: (SEE A20J1051, J2804, J3014,		
		-		-	. J5704 REPI			
-10				1		SEMBLIES PARTS LIST FOR PART NUMB	BER)	
-11		-		1		SY:SYSTEM RAM(SEE A80 REPL)		
-12	105-0792-0	0		2	. EJECTOR, CKT		80009	105-0792-00
-13	214-1337-0	0		2		NG:0.10 OD X 0.25 INCH L,STL	80009	214-1337-00
-14	131-0589-0	0		10		N:0.46 L X 0.025 SQ	22526	48283-029
-15		<del>-</del>		3	. TERM, PIN: (S	SEE A80J6140 REPL)		
-16	131-0993-0	0		2	. BUS, CONDUCT	COR:2 WIRE BLACK	00779	850100-01
-17				1		SY:SYSTEM ROM(SEE A90 REPL)		
-18	105-0792-0	-		2	. EJECTOR, CKT		80009	105-0792-00
-19				2		G:0.10 OD X 0.25 INCH L,STL	80009	214-1337-00
-20				9		SEE A90J111 REPL)		
	136-0751-0			2		LEK:MICROCKT,24 PIN	09922	DILB24P108
-22	136-0755-0	-				LEK:MICROCIRCUIT,28 DIP	09922	
-23				1	. TERM, PIN: (S	SEE A90TP4169 REPL)		
-24				1		Y:EMULATOR CONTROLLER(SEE A40 RE	PL)	
-25	105-0792-0			2	. EJECTOR, CKT	BD:PLASTIC	80009	105-0792-00
-26	214-1337-0			2	PIN, SPRIN	G:0.10 OD X 0.25 INCH L,STL	80009	214-1337-00
-27				27	. TERM, PIN: (S	EE A40J1093,J1113,J1133 REPL)		
-28	131-0993-0			5	. BUS, CONDUCT	COR: 2 WIRE BLACK	00779	850100-01
-29				17		N:(SEE A40J1183,J3073,J4083,J409	3,	
				-	. J5097,J517			
						Y:SYSTEM/PROGRAM MEM(SEE A30 REP	r)	
-31	105-0792-0				. EJECTOR,CKT		80009	105-0792-00
-32		214-1337-00				G:0.10 OD X 0.25 INCH L,STL	80009	214-1337-00
-33	131-0993-0			5		OR:2 WIRE BLACK	00779	850100-01
-34						N:(SEE A30J5011,J5175,J6175,		
		-		-	. J6179,J717	1 REPL)		


REV SEP 1982 22-5

Fig. & Index No.	Tektronix Part <b>N</b> o.	Serial/Model Eff Dsc		12345	Name & Description	Mfr Code	Mfr Part Number
3-1			1	CIRCUIT BRE	AKER:(SEE S200 REPL) (ATTACHING PARTS)		
-2	211-0614-0	0	2	SCR, ASSEM W		83385	OBD
-3	211-0614-0	0	2	SCR, ASSEM W	SHR:6-32 X 0.250 PNH,STL CD PL	83385	OBD
-4	210-0457-0		2	NUT, PL, ASSE	M WA:6-32 X 0.312,STL CD PL	83385	OBD
-5	407-2530-0			BRACKET, CMP	NT:TRANSFORMER	80009	407-2530-00
-6 -7	212-0099-0		3	SCREW, MACHI	NE:8-32 X 0.5 HEX HD, STL	83486	OBD
-7 -8	210-0457-0		3	NUT, PL, ASSE	M WA:6-32 X 0.312,STL CD PL	83385	OBD
-9			1		:(SEE T311 REPL) (ATTACHING PARTS)		
	213-0781-0 210-0411-0	0	4		C:4-24 X 0.312, TYPE BT, FLH	000вк	
	210-0411-0		4 4		EX.:0.25-20 X 0.438 INCH STL	73743	
	210-1295-0		4		::SPLIT,0.259 ID X 0.489 OD,STL ::0.26 ID,INTL,0.025 THK STL	77339	5702-95-60-C2
	200-2264-0		1		* DEDER: 3AG FUSES		
	204-0822-0		1	CRCTD METAI	IZED:50 OHM PER SQUARE	S3629 80009	
				FILTER REI	(SEE FL305 REPL)	80009	204-0822-00
			•	FILIER, KFI.	(ATTACHING PARTS)		
-16	210-0586-0	0	2	NUT, PL, ASSE	M WA:4-40 X 0.25,STL CD PL	83385	OBD
-17		_	1	SWITCH, SLID	E:(SEE S301 REPL) (ATTACHING PARTS)		
-18	210-0406-0	0	2	NUT.PLAIN.H	EX.:4-40 X 0.188 INCH, BRS	73743	12161-50
-19	210-0004-0	Ö	2		:#4 INTL,0.015THK,STL CD PL	000вк	
		-	1	SWITCH, SLID	E:(SEE S300 REPL) (ATTACHING PARTS)		
	210-0406-0	0	2	NUT, PLAIN, H	EX.:4-40 X 0.188 INCH, BRS	73743	12161-50
	210-0004-0	)	2		:#4 INTL,0.015THK,STL CD PL	000вк	
-20	407-2527-0	0	1	BRKT, REAR P	ANEL: POWER, AL	80009	407-2527-00
-21	211-0534-0	า	2	SCR ASSEM W	(ATTACHING PARTS) SHR:6-32 X 0.312 INCH, PNH STL	02205	OBD
	210-0586-0		2	NUT, PL, ASSE	M WA:4-40 X 0.25,STL CD PL	83385 83385	
-23	386-4394-0	)	1	PLATE, V SEL		80009	386-4394-00
-24	211-0534-0	0	1	SCR, ASSEM, W	SHR:6-32 X 0.312 INCH, PNH STL	83385	OBD
-25	361-1036-0	0	4	SPACER, PWR	SPLY:ALUMINUM (ATTACHING PARTS)	80009	361-1036-00
-26	211-0619-0	0	4	SCREW, MACHI	NE:6-32 X 1.5 INCH, FLH STL	83385	OBD
					Y:(SEE AO5 REPL) (ATTACHING PARTS)		
	211-0534-0				SHR:6-32 X 0.312 INCH, PNH STL	83385	OBD
	211-0504-0				NE:6-32 X 0.25 INCH, PNH STL	83385	
-29	210-0006-0	-	2		:#6 INTL,0.018THK,STL CD PL	78189	1206-00-00-0541C
-30			_	POWER SUPPL			,
30		<del>-</del>	9		RS:(SEE A05Q1,Q2,Q3,Q4,Q5,Q6,		
21	011 0511 0	•	_	. Q7,Q8,Q9	(ATTACHING PARTS)		
	211-0511-0		18		HINE:6-32 X 0.500, PNH, STL, CD PL	83385	OBD
	386-0978-0		9		, PLATE: TRANSISTOR, MICA	80009	386-0978-00
-33	118-0726-0	U	1	. BRACKET,H	EAT SK: (ATTACHING PARTS)		
-34	211-0512-0	0	4	. SCREW, MAC	CHINE:6-32 X 0.50" 100 DEG,FLH S	rl 83385	OBD
	118-0509-0	0	9	. SPACER,XS	TR:PLASTIC		
-36	118-0725-0	0	3	. BRACKET, C	CONN:		
-37	212-0023-0	0	3	. SCREW,MAC	(ATTACHING PARTS) CHINE:8-32 X 0.375,PNH,STL CD PL*	83385	OBD


Fig. & Index	Tektronix	Serial/Model No.					Mfr	
No.	Part No.	Eff Dscont	Qty	′	1 2 3 4 5	Name & Description	Code	Mfr Part Number
3-38			1		. CKT BOARD ASS	SY:POWER SUPPLY(SEE A05 REPL)		
-39	212-0507-00		4		COPU MACUINE	ABLE-ORDER NEXT HIGHER ASSY) E:10-32 X 0.375 INCH, PNH STL	02205	onn
	210-0445-00		4		. SUREW, MACHINE	K::10-32 X 0.375 INCH, PNH SIL	83385	
	210-0010-00		4				83385	
-42	211-0511-00	, ,				INT, 0.20 ID X0.376" OD, STL	78189	1210-00-00-0541C
-43	210-0006-00	) )	2 4			E:6-32 X 0.500, PNH, STL, CD PL	83385	
-,3	131-1041-00					6 INTL,0.018THK,STL CD PL	/8189	1206-00-00-0541C
-44	343-0149-00		2 2			QUICK DISCONNECT		61060-2
-45			1			CE:(SEE AO5SCR2 REPL)	80009	343-0149-00
-46	211-0511-00	)	2			ATTACHING PARTS) E:6-32 X 0.500,PNH,STL,CD PL	83385	OBD
-47	386-0978-00	)	1		TNSIII ATOR DI A	ATE:TRANSISTOR,MICA	90000	296-0079-00
-48	212-0510-00		2			E:10-32 X 0.750INCH, PNH, STL	80009	386-0978-00
-49		-	1		. CKT BOARD ASS	SY:POWER SUPPLY(SEE A05 REPL)	07111	OBD
-50	118-0724-00		-		. (NOT KEPLACEA	ABLE-ORDER NEXT HIGHER ASSY)		
30	110-0724-00	,	1		. BRACKET, CAP:	· · · · · · · · · · · · · · · · · · ·		
-51	211-0512-00	2	0			(ATTACHING PARTS)		
_			2		. SCREW, MACHINE	2:6-32 X 0.50" 100 DEG, FLH STL	83385	
-32	210-0457-00	,	2		. NUT, PL, ASSEM	WA:6-32 X 0.312,STL CD PL	83385	OBD
_5 2	110 0700 0		_			*		
	118-0728-00		1		. BASEPLATE, PWF			
-54	343-0930-00	)	2		RETAINER, CAP: NY		80009	343-0930-00
-55	211-0513-00	`	,			ATTACHING PARTS)		
	211-0513-00		1		SCREW, MACHINE: 6	5-32 X 0.625 INCH, PNH STL	83385	OBD
-57	211-0322-00	,	1		SCREW, MACHINE: 6	5-32 X 0.625 FLH,100 DEG ST	83385	
-57	210-0437-00	J	2		NUT, PL, ASSEM WA	1:6-32 X 0.312,STL CD PL	83385	OBD
-58	407-2614-00	)	1		BRKT,CAP,RTNR:A	* ALUMINUM ATTACHING PARTS)	80009	407-2614-00
-59	211-0614-00	)	2		SCR, ASSEM WSHR:	6-32 X 0.250 PNH, STL CD PL	83385	OBD
-60	210-0457-00	)	2	1	NIIT PI. ASSEM WA	1:6-32 X 0.312,STL CD PL	83385	OBD
	334-3379-03		1			ARKED GROUNDSYMBOL	80009	
	348-0442-00		6		CDOMMET DIACTIC	::BLACK,ROUND,0.375" ID		SB-500-6
			1		FAN, AXIAL: (SEE	B201 REPL)	20320	36-300-0
-64	211-0530-00	)	4			ATTACHING PARTS)	02205	ORD
-65	210-0006-00		4		DOKEW, MACHINE: 0	5-32 X 1.75 INCH, PNH STL	83385	
0,	210-0000-00	,	4		WASHER, LUCK:#6	INTL,0.018THK,STL CD PL	/8189	1206-00-00-0541C
-66	361-1056-00	)	4		SPACER, SLEEVE: 0		80009	361-1056-00
			1	,	POWER SUPPLY:(S	TE AOS DEDI )	80009	301-1030-00
			•	,		ATTACHING PARTS)		
-67	211-0614-00	)	5	;		6-32 X 0.250 PNH, STL CD PL	83385	OBD
						*		
	2/2 21/2 2		-		POWER SUPPLY AS			
	343-0149-00		1		. CLAMP, LOOP: NY		80009	343-0149-00
-69		-	1		. TRANSISTOR: (S	EE A06Q1 REPL)		
70	011 0511 06					ATTACHING PARTS)		
-70	211-0511-00	)	2		. SCREW, MACHINE	:6-32 X 0.500,PNH,STL,CD PL	83385	OBD
-71	386-0978-00	1	1		TMCIII ATTON No. 1	*	00000	20/ 0070 00
	118-0723-00					TE:TRANSISTOR,MICA	80009	386-0978-00
	213-0203-00				. BRACKET, VAR R		0000-	077
-74			4		. SUKEW, MACHINE	:5-40 X 0.25,PNH,STL CD PL,P	83385	
	131-1041-00		4		. WASHER, LOCK:#	6 INTL, 0.018THK, STL CD PL	78189	1206-00-00-0541C
						QUICK DISCONNECT	00779	61060-2
70			1 -		. (NOT REPLACEA	:POWER SUPPLY(SEE A06 REPL) BLE-ORDER NEXT HIGHER ASSY)		
-77	211-0507-00	<b>\</b>	1			ATTACHING PARTS)	02205	OPP
-78	210-1160-00		1 1		. SCREW, MACHINE	:6-32 X 0.312 INCH, PNH STL	83385	
, 0	210 1100-00	•	1		. wadnek,FLAT:U	.129 ID X 0.031 THK, TEFLON	86928	5612-32-31
-79	118-0722-00	1	1		. BRACKET, HEAT			
-80			1					
					FAN,TUBEAXIAL:(	ATTACHING PARTS)		
-81	211-0530-00	1	<i>[</i> 1			-32 X 1.75 INCH, PNH STL	83385	ORD
-82	210-0457-00		<u>,</u>		TIT DI ACCEM MA	:6-32 X 0.312,STL CD PL	83385	OBD
-83	210-0006-00					INTL, 0.018THK, STL CD PL		1206-00-00-0541C
			7	,	. NOOL, NOOL, NO	*	70109	1200-00-00-00416

Fig. &					**	108 413		
Index No.	Tektronix Part <b>N</b> o.	Serial/N Eff	lodel No. Dscont	Qtv	1 2 3 4 5	Name & Description	Mfr Code	Mfr Part Number
3-84	361-1055-0	0		4	SPACER, SLEEVI	E:1.24 L X 0.18ID	80009	361-1055-00
-85	386-4399-0	0		1	PANEL, FAN MT	G: (ATTACHING PARTS)	80009	386-4399-00
-86	211-0614-0	0		5	SCR, ASSEM WSI	HR:6-32 X 0.250 PNH,STL CD PL	83385	OBD
-87	386-4400-0	0		1	PANEL, CKT BD	CG:REAR (ATTACHING PARTS)	80009	386-4400-00
-88	211-0534-0	0		4	SCR, ASSEM, WSI	HR:6-32 X 0.312 INCH,PNH STL	83385	OBD
		-		-	PANEL, CKT BD	CG INCLUDES:		
-89	351-0087-0	0		16	. GUIDE, CKT	BOARD:4.75 INCH LONG, PLASTIC	80009	351-0087-00
-90		-		1	CKT BOARD ASS	SY:MAIN INTERCONNECT(SEE A60 REPL) (ATTACHING PARTS)		
-91	211-0602-0	0		10	SCR, ASSEM WSI	HR:6-32 X 0.438 INCH,PNH BRS	80009	211-0602-00
		-		-	CKT BOARD ASS	SY INCLUDES:		
-92	124-0383-0			1	. TERMINAL BO	OARD:7 CONTACT, PLASTIC		
-93	131-2402-0			16		ELEC: EDGECARD, 50/100 CONT	05574	3VH50/1CNK1
-94	131-1343-0			1	. TERM. SET,	PIN:36-0.525 L X 0.025 SQ	22526	65501-136
-95	386-4398-0	0		1	•	CIRCUIT BD CAGE	80009	386-4398-00





8540 IU SERVICE



Cia 0				•	$\circ$	$\overline{}$	
Fig. & Index No.		Serial/Model No. Eff Dscont	۵tv	1 2 3 4 5	Name & Description	Mfr Code	Mfr Part Number
				STANDARD AC	CESSORIES		
	070-3921-00		1	MANUAL, TECH: INS	TALLATION	90000	070 2001 00
	070-3939-00		1	MANUAL, TECH: USE		80009	070-3921-00
	070-4287-00		1	SHEET, TECHNICAL		80009 80009	070-3939-00 070-4287-00
5-1	161-0066-00		1		:3,18 AWG,115V,98.0 L	16428	070-4287-00 KH8481
-2	161-0066-09		1	CARIF ASSY DUD.	3,0.75MM SQ,220V,96.0 L	80126	OBD
			_	(OPTION A1, EUR		00120	עפט
-3	161-0066-10		1		3,0.75MM SQ,240V,96.0 L	80126	OBD
			_	(OPTION A2, UNI		00120	ODD
-4	161-0066-11		1		3,0.75MM,240V,96.0L	S3109	OBD
			_	(OPTION A3, AUS		53107	OBB
<b>-</b> 5	161-0066-12		1		3,18 AWG,240V,96.0 L	70903	OBD
			_	(OPTION A4, NOR	TH AMERICAN)	, , , , ,	022
	161-0154-00		1	CABLE ASSY, PWR:	3,0.75MM SQ,240V,6A,2.5M L	000JA	A25SW
			_	(OPTION A5-SWIT			
	200-2265-00		1	CAP, FUSEHOLDER:	5 X 20MM FUSES	S3629	FEK 031.1663
			-	(OPTION A5-SWIT			
				OPTIONAL .	ACCESSORIES		
	067-1020-00		1	FIXTURE CAL-DIA	GNOSTIC JUMPER PLUG	80009	067 1000 00
	070-3920-00		ì	MANUAL, TECH: SER		80009	067-1020-00 070-3920-00
	012-0757-00		î	CABLE, INTCON: 180		80009	012-0757-00
	175-3315-00	B010100 B031464	1		:4 PR,24 AWG,600.0 L	80009	175-3315-00
	012-1007-00		1	CABLE, INTCON: 600		80009	012-1007-00
	175-3314-00	B010100 B031464	1	•	:4 PR,24 AWG,240.0 L	80009	175-3314-00
	012-1008-00		1	CABLE, INTCON: 240		80009	012-1008-00
	175-3316-00	B010100 B031464	1		:4 PR,24 AWG,96.0 L	80009	175-3316-00
	012-1009-00	B031465	1	CABLE, INTCON: 96		80009	012-1009-00
	012-1010-00		1	CABLE, INTCON: 300		80009	012-1010-00
				,		55557	1010 00

Fig. & Index No.	Tektronix Serial/ Part No. Eff	Model No. Dscont Qty	12345	Name & Description	Mfr Code	Mfr Part Number
4-1	348-0544-05	4	RTNR, CAB.	COVER: CORNER, EARTH BROWN, PC (ATTACHING PARTS)	80009	348-0544-05
-2	213-0782-00	4	SCREW, TPG	TF:8-32 X 0.625 FILH, STEEL CD PL	93907	OBD
-3		1	CKT BOARD	ASSY:COMM INTERFACE(SEE A10 REPL) (ATTACHING PARTS)		
-4	214-3106-00	10	HARDWARE I	KIT:JACK SOCKET	53387	3341-18
		_	CKT BOARD	ASSY INCLUDES:		
	129-0105-00	10		C-MECH: 0.218 OD X 0.219 INCH LONG	80009	129-0105-00
<b>-</b> 5	136-0634-00	1		PLUG-IN: 20 LEAD DIP, CKT BD MTG		CS9002-20
-6	136-0269-02	4		N ELEK:MICROCIRCUIT, 14 DIP, LOW CLE		CS9002-14
-7	136-0260-02	6	•	IN ELEK:MICROCIRCUIT, 16 DIP, LOW CLE		133-51-92-008
-8						
	131-0993-00	3		OUCTOR: 2 WIRE BLACK	00779	850100-01
-9		9		,PIN:(SEE AlOJ1,J2,J3 REPL)		
-10	131-0813-00	2	. CONN, RCI	PT,ELEC:CKT BD,25 CONT,FEM	80009	131-0813-00
-11	131-1437-00	3	. CONN, RCI	PT,ELEC:25 FEMALE CONTACT	71468	DB25S-F179
		1		SLÍDE:(SEE A10S1030 REPL) (ATTACHING PARTS)		
-12	220-0828-00	2	. PUSH ON	NUT:0.073 ID X 0.25 OD, PLASTIC	80009	220-0828-00
		_	SWITCH	ASSY INCLUDES:		
-13	200-2227-00	1		SLIDE SW:5 OF 6 POSITION	80009	200-2227-00
	380-0542-00	1		IG, SL SW:4 OF 6 POSN, POLYCARBONATE	80009	
	214-2774-00	1		G, DETENT: SLIDE, SWITCH	80009	
-16	105-0738-00	1 3		COR,CAM SW:0.6 DIA ATTENUATOR SLIDE:(SEE A10S1050,S1080,S1090 REPL)	80009	105-0738-00
-17	220-0828-00	6	. PUSH ON	(ATTACHING PARTS) NUT:0.073 ID X 0.25 OD, PLASTIC	80009	220-0828-00
		_	SWITCH	ASSY INCLUDES:		
-18	200-2227-00	3		SLIDE SW:5 OF 6 POSITION	80009	200-2227-00
	380-0555-00	3		IG, SL SW: 6 OF 6 POSN, POLYCARBONATE	80009	380-0555-00
	214-2774-00	3		G, DETENT: SLIDE, SWITCH	80009	214-2774-00
	105-0783-00	3		TOR, SL SW: CHOP AUTO ALTERNATE	80009	105-0783-00
-22	333-2638-00	1	PANEL, REAL	R: (ATTACHING PARTS)	80009	333-2638-00
-23	210-0586-00	4	NUT, PL, ASS	SEM WA:4-40 X 0.25,STL CD PL	83385	OBD
-24	386-4555-00	1	PLATE, CMP	IT MTG:REAR PANEL,AL (ATTACHING PARTS)	80009	386-4555-00
-25	211-0008-00	4	SCREW, MACI	HINE:4-40 X 0.250,PNH,STL,CD PL	83385	OBD
-26	210-0457-00	2	NUT.PI. ASS	SEM WA:6-32 X 0.312,STL CD PL	83385	OBD
-27			CLAMP, CABI	E:3.125 L,ALUMINUM,W/BUSHINGS (ATTACHING PARTS)		343-0722-01
-28	211-0507-00	2		IINE:6-32 X 0.312 INCH,PNH STL	83385	OBD
-29	210-0457-00	•	NITTO DE ACC	SEM WA:6-32 X 0.312,STL CD PL	83385	ORD
-30	407-2528-00	2 1		IGLE:STRAIN RELIEF		OBD 407-2528-00
-31	210-0586-00	3	NUT,PL,ASS	(ATTACHING PARTS) SEM WA:4-40 X 0.25,STL CD PL	83385	OBD
-32	200-2494-00	1	COVER, HOLE	* C:CABLE OPENING,AL	80009	200-2494-00
-33	211-0507-00	2	SCREW, MACE	(ATTACHING PARTS) IINE:6-32 X 0.312 INCH,PNH STL	83385	OBD
-34	200-2492-00	1	COVER, PWR	SPLY:ALUMINUM	80009	200-2492-00
-35	211-0507-00	4	SCREW, MACE	(ATTACHING PARTS) HINE:6-32 X 0.312 INCH, PNH STL	83385	OBD
-36	407-2540-00	1	BRACKET, CO	VER:ALUMINUM	80009	407-2540-00
-37	211-0507-00	2	SCREW, MAC	(ATTACHING PARTS) IINE:6-32 X 0.312 INCH,PNH STL	83385	OBD
-38	200-2493-00	1	COVER, XFMI	and the second s	80009	200-2493-00
-39	211-0507-00	2	SCREW, MACE	(ATTACHING PARTS) INE:6-32 X 0.312 INCH,PNH STL	83385	OBD

REV SEP 1982 ... 22-9

Fig. & Index No.	Tektronix Part No.	Serial/Model N Eff Dsco		1 2 3 4 5	Name & Description	Mfr Code	Mfr Part Number
4-40	407-2526-	00	1	BRACKET, COVE	CR:TRANSFORMER,AL (ATTACHING PARTS)	80009	407-2526-00
-41	211-0614-	00	2	SCR, ASSEM WS	SHR:6-32 X 0.250 PNH, STL CD PL	83385	OBD
-42	333-2637-	00	1	PANEL, REAR:	(ATTACHING PARTS)	80009	333-2637-00
-43	211-0507-	00	5	SCREW, MACHIN	E:6-32 X 0.312 INCH, PNH STL	83385	OBD
-44	211-0553-	00	8	SCREW, MACHIN	E:6-32 X 1.5 INCH, PNH STL	83385	OBD
<del>-4</del> 5	213-0801-	00	10	SCREW, TPG, TE	F:8-32 X 0.312, TAPTITE, PNH	93907	OBD
-46	426-1595-	01	1	FRAME, CABINE	T:REAR,10.5 X FULL RACK (ATTACHING PARTS)	80009	426-1595-01
-47	212-0071-	00	4	SCREW, MACHIN	E:8-32 X 1.000,FILH,STL,CD PL	83385	OBD .

Fig. & Index No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Qty	1 2 3 4 5	Name & Description	Mfr Code	Mfr Part Number
					ASSEMBLIES		1 11 11 11 11 11 11 11 11 11 11 11 11 1
	195-0621-00				AL:12 AWG,6.0 L,2-N	80009	195-0621-00
	195-1544-0	0		LEAD, ELECTRICA	AL:18 AWG,6.0 L,2-N	80009	195-1544-00
	195-1550-0	0	1	(FROM A05 TO A LEAD, ELECTRICA (FROM A05 TO A	AL:12 AWG,7.0 L,0-N	80009	195-1550-00
	195-1551-0	0	1		AL:18 AWG,7.0 L,0-N	80009	195-1551-00
	198-4351-0	0		WIRE SET, ELEC	:	80009	198-4351-00
	198-4357-0	0	1	,	:	80009	198-4357-00
	352-0198-0 198-4358-0		1		ONN:2 WIRE BLACK	80009 80009	352-0198-00 198-4358-00
	198-4348-0	-	-	(FROM A05 TO T	т311)	80009	198-4348-00
	198-4349-0	-	-	(FROM A06(-)	то т311)	80009	198-4349-00
	198-4362-0			(FROM A06(+)	то т311)	80009	198-4362-00
	198-4363-0	0	- 1		TO A60 TERMINAL)	80009	198-4363-00
	175 <b>-</b> 2958-0	0			TO A60 TERMINAL) EC:40,28 AWG,300V,30.0 L	80009	175-2958-00
	175-3090-0	0		(FROM A10-P1 CA ASSY, SP, ELE	TO A40P2) EC:8,26 AWG,11.0L,RIBBON	80009	175-3090-00
	195-1547-0	0		(FROM A50-J1 T	TO A60-J17) AL:18 AWG,6.0 L,8-2	80009	195-1547-00
	195-0628-0	0	1		AL:18 AWG,6.0 L,8-4	80009	195-0628-00
	195-1543-0	0	1		AL:18 AWG,11.0 L,0-N	80009	195-1543-00
	195-1545-0	0	1		AL:18 AWG,6.0 L,8-3	80009	195-1545-00
	195-1548-0	0	1		AL:18 AWG,5.0 L,8-1	80009	195-1548-00
	195-0696-0	0			AL:18 AWG,5.0 L,8-N	80009	195-0696-00
	195-1540-0	0	1	LEAD, ELECTRICA	AL:18 AWG,3.0 L,5-4 O CHASSIS GROUND)	80009	195-1540-00
	175-2961-0				EC:4,18 AWG,31.0L,8-N	80009	175-2961-00
	198-4352-0 		1	WIRE SET, ELEC (FROM S200 TO	:	80009	198-4352-00
	198-4356-0	-		WIRE SET, ELEC (FROM S200 TO	:	80009	198-4356-00
	195-0630-0	-		LEAD, ELECTRICA (FROM S300 TO	AL:18 AWG,5.0 L,8-1 T311)	80009	195-0630-00
	195-0631-0			LEAD, ELECTRICA (FROM S300 TO	AL:18 AWG,7.0 L,8-4 T311)	80009	195-0631-00
	195-0627-0 	-		LEAD, ELECTRICA (FROM S301 TO	AL:18 AWG,8.0 L,8-3 T311)	80009	195-0627-00
	195-0629-0	- -	-	(FROM S301 TO		80009	195-0629-00
	195-0638-0	-	-	(FROM S301 TO		80009	195-0638-00
	195-1549-0	-	-	(FROM S301 TO	part .	80009	195-1549-00
	195-1261-0	_	-	(FROM T311 TO	AL:18 AWG,8.0 L,0-N CHASSIS GROUND)	80009	195-1261-00
	195-1541-0		1 -		AL:18 AWG,5.0 L,5-4 ANEL TO FRONT SUBPANEL)	80009	195-1541-00

Fig. &						
Index No.	Tektronix Part No.	Serial/Model No. Eff Dscont	Qty 12345	Name & Description	Mfr Code Mfr Part Number	
			STANDARD	OPTIONS		
	OPTION NO.  SYSTEM OPTIONS:		ITEM DESC	PRODUCT NO.		
	8540 01		COM INTERPRED	05/0-01		
	8540 01 8540 02		COMM INTERFACE PACK 32K PROGRAM MEMORY	8540F01 8550F02		
	8540 03			TRIGGER TRACE ANALYZER & ROM		
	8540 04		64K PROGRAM MEMORY	ZER & ROM	8540F03 8550F04	
	8540 05		128K PROGRAM MEMORY			
	8540 06			MEMORY ALLOCATION CONTROLLER		
	8540 30		PROM PROGRAMMER CON		8550F06 8550F30 01	
	8540 31		2716/2732 PROM PROG		8550F31	
	8540 32		8748/8741A/8749/875		8550F32	
	8540 47		RACKMOUNT ADAPTER		040-1020-00	
	8540 A1		220V, EUROPEAN PLUG		N/A	
	8540 A2		240V, UNITED KINGDO	M PLUG	N/A	
	8540 A3		240V, AUSTRALIAN PL		N/A	
	8540 A4		240V, NORTH AMERICA	N PLUG	N/A	
	EMULATORS:					
	8540 2A		8080A EMULATOR & RO	M	8300E01 01	
	8540 2B		6800/6802 EMULATOR	& ROM	8300E02 01	
	8540 2C		Z80A EMULATOR & ROM		8300E04 01	
	8540 2E		8085A EMULATOR & RO	М	8300E06 01	
	8540 2H		8048/8021/8041A/802	2 EMULATOR & ROM	8300E10 01	
	8540 2K		8086/8088 EMULATOR		8300E15	
	8540 2M 8540 2P		Z8001/Z8002 EMULATO	R	8300E20	
	8540 2P		68000 EMULATOR 68XX EMULATOR		8300E26 8300E28	
	30 10 24		OOK EMODATOR		0300 <u>0</u> 20	
	PROBES:					
	8540 3A		8080A PROBE		8300P01	
	8540 3B		6800 PROBE		8300P01 8300P02	
	8540 3C		6802 PROBE		8300P03	
	8540 3p		Z80A PROBE		8300P04	
	8540 3F		8085A PROBE		8300P06	
	8540 3K		8048/8049 PROBE		8300P10	
	8540 3L		8021 ADAPTER (REQUI	RES 8300P10)	8300P11	
	8540 3M		8041A PROBE		8300P12	
	8540 3N		8022 PROBE		8300P13	
	8540 3P		8086 PROBE & ROM		8300P15 01	
	8540 3Q		Z8001 PROBE & ROM		8300P20 01	
	8540 3s 8540 3u		Z8002 PROBE & ROM		8300P22 01	
	8540 3V		68000 PROBE & ROM		8300P26 01	
	8540 3W		6809 PROBE & ROM		8300P28 01	
	8540 3X		6801 PROBE & ROM 8088 PROBE & ROM		8300P29 01 8300P16 01	
	8540 3Y		8086/8087 PROBE & R	OM		
	8540 3Z		68120 PROBE & ROM	Ori	8300P17 01 8300P30 01	
	8540 4A		8088/8087 PROBE & R	OM	8300P30 01 8300P18 01	
			TIT, TIT, TRODE & R	- <del></del>	0300110 01	

22-12

#### MANUAL CHANGE INFORMATION

At Tektronix, we continually strive to keep up with latest electronic developments by adding circuit and component improvements to our instruments as soon as they are developed and tested.

Sometimes, due to printing and shipping requirements, we can't get these changes immediately into printed manuals. Hence, your manual may contain new change information on following pages.

A single change may affect several sections. Since the change information sheets are carried in the manual until all changes are permanently entered, some duplication may occur. If no such change pages appear following this page, your manual is correct as printed.



# **MANUAL CHANGE INFORMATION**

Date: 5-10-82 Change Reference: C1/582

Product: 8540 Integration Unit Service Manual Part No.: 070-3920-00

#### **DESCRIPTION**

#### TEXT CORRECTIONS

Page 3-24, Table 3-11, the information in the Normal Operating Configuration column for Number W5011

#### CHANGE TO READ:

No change in original strapping unless specified in the Emulator Processor Installation Manual

#### REPLACEABLE ELECTRICAL PARTS LIST CORRECTIONS

Pages 20-20 and 20-21

ADD THE FOLLOWING LIST OF COMPONENTS:

A80U1070	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U1080	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U1090	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U1100	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U1110	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U1120	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U1130	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2040	156-1599-00	MICROCIRCUIT, DI: DYNAMIC RAM CONTROLLER
A80U2060	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2070	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2080	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2090	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2100	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2110	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2120	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U2130	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3070	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3080	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3090	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3100	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3110	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3120	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U3130	15601552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4070	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4080	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4090	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4100	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4110	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4120	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM
A80U4130	156-1552-00	MICROCIRCUIT, DI: HMOS, 16384 X 1 DRAM

# MANUAL CHANGE INFORMATION

Date: 6-25-82

\_\_\_\_\_ Change Reference: M43797

Product: 8540 Integration Unit Service

Manual Part No.: \_

070-3920-00

**DESCRIPTION** 

Product Group 61

EFFECTIVE: SN B031445 and up

Page 20-3

The part number for the A20-System Controller Board

CHANGE TO:

670-6540-01

Page 20-3

The assembly listing of A30-System/Program Memory Board (670-6542-00)

ADD THIS NOTE:

Discontinued SN B031444

Page 20-3

The part number for the A80 System RAM Board (670-7342-00)

CHANGE TO:

670-7342-01

Page 20-10

The part numbers for A20U5030 and A20U5040

CHANGE TO:

A20U5030 160-0802-01 MICROCIRCUIT, DI: 4096 X 8 EEPROM

A20U5040 160-0728-01 MICROCIRCUIT, DI: 2048 X 8 EEPROM