NUCLEAR DATA, INC. Post Office Box 451 Palatine, Illinois 60067

January, 1972

IM88-0415-90 HARDWARE INSTRUCTION MANUAL ND560 ADC ANALOG TO DIGITAL CONVERTER

Copyright 1972, by Nuclear Data, Inc. Printed in U.S.A.

TABLE OF CONTENTS

SECTION	TITLE	PAGE
ì	INTRODUCTION	1-1
	1-1. General Description	
П	EQUIPMENT PREPARATION	2-1
	2-1. General	2-1 2-1 2-2
111	OPERATING INSTRUCTIONS	3-1
•	3-1. General	3-1 3-1
IV	FUNCTIONAL DESCRIPTION	4-1
	4-1. General	4-1 4-1

LIST OF ILLUSTRATIONS

FIGURE	TITLE							PAGI
1-1	ND560 ADC Analog to Digital Converter Module			•	•	•	•	1-2
3-1	ND560 ADC Front Panel Controls and Connectors		•	•		•	•	3-2
3-2	ND560 ADC Rear Panel Controls and Connectors	•	•	•	•	•	•	3 - 6 _.

LIST OF TABLES

TABLE	TITLE	PAGE
1-1	ND560 ADC Technical Specifications	1-4
3-1	ND560 ADC Front Panel Control and Connector Functions	
3-2	ND560 ADC Rear Panel Control and Connector Functions	3-5
4-1	"Pigtail" Cable and 50-pin Female Connector I/O Signal	
	Description	4-1
4-2	42-pin Male Power Connector Signal Description	

SECTION I

1-1. GENERAL DESCRIPTION

- 1-2. This manual contains instructions necessary to operate and maintain the ND560 ADC Analog to Digital Converter Module, part number 88-0415, manufactured by Nuclear Data, Inc. The ND560 ADC (figure 1-1), is a highly versatile analog to digital converter designed for processing amplitude modulated signals such as encountered when measuring fast, random phenomenon. It may also be used to sample dc or slowly varying voltages. The ADC is a NIM compatible 2-wide module which may be used singly or in combinations providing an analyzer with capability for single or multiparameter analysis. Since it is only a 2-wide module, its use is enhanced where conservation of bin space is a requirement.
- 1-3. Data acquisition efficiency is enhanced by a 50 MHz digitizing rate. The digitizing oscillator is crystal controlled to ensure long term stability. In addition, all critical circuitry is temperature compensated to ensure drift-free operation.
- 1-4. Conversion gain is selectable in binary increments from 128 to 4096 channels full scale. Front panel selection of group size in binary increments from 64 to 4096 allows resolution of up to 4096 in a memory group of only 64 channel capacity.
- 1-5. Digital zero shift selection is provided by five toggle switches representing 128, 256, 512, 1024 and 2048 channels. By placing these switches in the appropriate position, the selected channel can be digitally moved to zero, automatically suppressing all previous channels. Any combination of switches may be used, providing a maximum zero shift of 3968 channels. Analog zero is adjustable from 0 to over 50% of full scale by front panel coarse and fine zero controls.
- 1-6. Both upper and lower level discriminators are variable from 0 to 110% by front panel ten-turn potentiometers. Upon acceptance of an event, the lower level discriminator is locked out of operation until completion of an ADC cycle. If at the time it is re-enabled, the input level is higher than the discriminator threshold (indicating an event at the linear gate), the ADC does not accept the event for analysis. The operation of the upper level discriminator provides a fast dump feature which rapidly discharges the stretcher and clears the ADC either automatically or upon command from an external analyzer. These features provide a significant reduction in system dead time.




Figure 1-1. ND560 ADC Analog to Digital Converter Module

1-7. SPECIFICATIONS

1-8. Technical specifications applicable to the ND560 ADC are listed in table 1-1.

Table 1-1. ND560 ADC Technical Specifications

Characteristic Specification Conversion Gain 128, 256, 512, 1024, 2048 or 4096 channels full scale 50 MHz on all conversion ranges Digitizing Rate ADC Conversion Time 6 + 0.02N µSec on all conversion ranges where n is equal to the number of address advances for a given input event. The fixed dead time (6 µSec) includes initialization. pedestal rundown, delay line propagation, bad data flag (ALT*) check, etc. Signal Input Coupling ac or dc, switch selectable Amplitude 0 to +8V, nominal Polarity. Positive monopolar or initially positive bipolar. Rise Time 0.2 to 70 uSec Duration 1 μSec, minimum Internal Delay luSec Input Impedence 1000 ohms <u>Baseline Restoration</u> Type Robinson Input Positive monopolar, operative in ac mode Baseline Shift Less than 0.1% for a full scale pulse at random couting rates up to 25 kHz Coincidence or Anticoincidence Input Selection Coincidence, anticoincidence or normal operation 3 to 10V, ac or dc coupled Amplitude Positive from OV reference Polarity Duration 1 µSec, minimum Determined by interval adjustment which Timina allows coincidence or anticoincidence pulse to occur before or after the input event. Nominally set at 2 µSec. Overlap of the input event is not necessary in either coincidence or anticoincidence.

Input Impedence

Strobe

Auto Position

1000 ohms

intercept

Front panel switch selectable for use in measuring slowly varying dc signals or rapidly determining the zero energy

Opens the linear gate for a pre-determined time, as selected by the LGT control.

Table 1-1. ND560 ADC Technical Specifications (Cont'd)

Characteristic	Specification
Normal Position Zero Suppression Upper and Lower Level Discriminator Coarse Zero	Rate is nominally 8,000 samples per second. An external 3 to 10V positive strobe pulse, 1 to 10 µSec in duration, may be entered via rear panel BNC to open the linear gate for the pre-determined time. Pulse rate not to exceed 8,000 samples/Sec. Disables internal and external auto strobe. Five front panel switches allow binary selection of zero suppression from 128 to 3968 channels. When not in acquire, the digital circuitry is live, providing valid data commencing with the initial input event. Adjustable from 0 to 110% of full scale by front panel ten-turn potentiometers. Both upper and lower level discrimination is provided in all modes by dc coupling. Adjustable from 0 to over 50% of full scale by front panel fifteen-turn trim potentiometer.
Fine Zero Group Selection	Adjustable from 0 to 0.5% of full scale by front panel ten-turn potentiometer. Group size is switch selectable in binary increment from 64 to 4096. Allows resolution of up to 4096 in a memory group of only 64 channel capacity.
Linearity Integral Differential Stability Time Temperature	Better than 0.075% over 99% of full scale. Less than 1.0% deviation from mean channel width over 99% of full scale. Less than 0.5 channels per day at stable ambient temperature. Less than + 0.01% zero shift and less than + 0.01% gain shift per 1°C from 15 to 40°C.
Live Time/Clock Time Switch	Provides selection of live or clock time when the ADC is used in the ND2200 or ND4400 Analyzer System.

Table 1-1. ND560 ADC Technical Specifications (Cont'd)

Characteristic	Specification
AUT ALT CLR Switch	
OFF Position	Disables Auto ALT CLR Function. When this function is disabled, the ADC provides a bad data flag (ALT*) for an invalid event which ic cleared upon issuance
AC1 Position	of an external clear ADC signal (CLRADC*). Data transferred for an invalid event will be all zeroes. Enables Auto ALT CLR function when the ADC is used in the ND4400 or ND50/50 Analyzer System. When this function is enabled, the ADC will automatically
	clear all invalid data and will not issue a data ready flag thus eliminating additional dead time due to processing of invalid event.
AC2 Position	Enables Auto ALT CLR function when the ADC is used in the ND2200 or ND2400
<u>LGT Control</u>	Analyzer System. Continously variable from 7 to 70 µSec. Must be set such that the linear gate time (LGT) exceeds the rise time of the input
BUSY BNC J1	event. Provides a signal which resides at +5V when the ADC is not busy and at 0V when the ADC is busy processing data.
SCA BNC J2	Provides a nominal +5 to 0V output pulse, 5 µSec in duration, for every event that falls within the limits set by the upper
BLOCK BNC J3	and lower level discriminators. Requires a OV signal during the time the ADC is not busy but the lower level discriminator is triggered to set the bad data flag and reject the data. Normally
DC STROBE BNC J4	used with the ND521 M/R Mixer/Rejector. Accepts a positive 3 to 10V pulse, 1 to 10 µSec in duration to open the linear gate for the pre-determined time as selected by the LGT control. Maximum rate not to exceed 10 kHz. Input is only accepted when the Strobe switch is in the Normal position.

Table 1-1. ND560 ADC Technical Specifications (Cont'd)

Characteristic	Specification
EXT ZERO BNC J5	Provides connection to the ND Digital Stabilizer (normally equipped with a shorting
EXT GAIN BNC J6	BNC). Provides connection to the ND Digital Stabilizer (normally equipped with a shorting BNC.
Power Requirements	+24 Vdc @ 115 mA - 24 Vdc @ 115 mA
	+12 Vdc @ 840 mA - 12 Vdc @ 15 mA When a +6 Vdc supply is available, 800 mA is automatically switched from +12 Vdc
Dimensions	to +6 Vdc. 8.71"h X 2.68"w x 9.7"d (NIM compatible two width module)
Part Number	88 - 0415 .

SECTION II EQUIPMENT PREPARATION

2-1. GENERAL

2-2. This section contains instructions for preparation for use, installation and interconnections and preliminary check-out.

2-3. PREPARATION FOR USE

2-4. UNPACKING AND INSPECTION

2-5. When unpacking the equipment save the shipping cartons for possible reshipment. Visually inspect the equipment for damaged panels, controls, indicators, or connectors. If damage is apparent, notify the nearest Nuclear Data representative immediately.

2-6. INSTALLATION AND INTERCONNECTIONS

- 2-7. The ND560 ADC module is designed to be mounted in a Nuclear Data NIM Bin equipped with a Bin Power Supply or any compatible NIM Bin. The following is a step-by-step installation and interconnection procedure for the ND560 ADC.
 - a. Insert the ND560 ADC Module into a compatible NIM bin in such a manner as to mate the power connector on the rear of the module with a bin power connector.

NO TE

Ascertain that the bin power supply powering the ND560 ADC meets the power requirements outlined in table 1-1.

b. Connect the ND560 ADC Module to the external Analyzer System with a suitable interconnecting cable ascertaining that the signal terminations coincide with those outlined in table 4-1.

2-8. CABLE FABRICATION

- 2-9. To interconnect the ND560 ADC with an external analyzer system not manufactured by Nuclear Data, it may be necessary to fabricate an interconnecting cable to mate with the rear panel 50-pin female connector. The mating connector is an AMP 200276-4 connector equipped with AMP 201354-1 male pin. The logic input/output signals, the associated pin locations and a brief functional description is listed in table 4-1.
- 2-10. If a standard NIM bin and power supply are unavailable, it may be necessary to fabricate an interconnecting cable to mate with the 42-pin male power connector on the rear panel of the ND560 ADC Module. The mating connector is an AMP 202516-3 connector equipped with AMP 202508-1 female pins. The voltages, associated pin location and power requirements are listed in table 4-2.

2-11. PRELIMINARY CHECK-OUT

- 2-12. The following procedures provide step-by-step instructions to ensure the module is ready for normal operation. These procedures should be performed as a matter of routine before operating the ND560 ADC.
 - a. Set front panel switches and controls as follows:

Switch/Control	Initial Position
CONVERSION GAIN Switch	Equivalent to memory group size selected at external analyzer.
GROUP Switch	Equivalent to memory group size selected at external analyzer.
ULD Control	Fully clockwise (10.0)
LLD Control	Fully counter clockwise (0.0)
ZERO Trim Potentiometer	Fully counter clockwise
FINE ZERO Control	Fully counter clockwise (0.0)
ZERO SUPPRESSION Switches	All zero (0)
STROBE On/STROBE OFF Switch	strobe on
DC/AC Switch	AC
COIN/NORM/ANTI Switch	NORM

b. Set rear panel switches and controls as follows:

Switch/Control	Initial Position		
AUT ALT CLR Switch	As desired		
LGT Control	Set at a time greater than the rise time of		
•	the input event.		
LIVE TIME/CLOCK TIME	As desired		

c. Set the bin POWER switch to ON. POWER indicator lamp shall light.

- d. Adjust FINE ZERO control until storage is observed in channel zero.
- e. Set STROBE ON/STROBE OFF switch to STROBE OFF.
- f. Apply an appropriate signal to the front panel SIGNAL INPUT BNC.
- g. Adjust the LLD control clockwise until storage of a spectrum is observed. The ADC is now operational and properly zeroed.

SECTION III OPERATING INSTRUCTIONS

3-1. GENERAL

3-2. This section contains instructions for operating the ND560 ADC. Included are control and connector functions and general operational considerations for obtaining results in various experimental applications.

3-3. CONTROL AND CONNECTOR FUNCTIONS

3-4. Front panel controls and connectors for the ND560 ADC module are illustrated in Figure 3-1. Table 3-1 lists the front panel controls and connectors, and describes their function. Rear panel controls and connectors for the ND560 ADC module are illustrated in Figure 3-2. Table 3-2 lists the rear panel controls and connectors, and describes their function.

Table 3-1. ND560 ADC Front Panel Control and Connector Functions

Control/Connector	Description	Function
CONVERSION GAIN	6-position Rotary Switch	Position 128, 256, 512, 1024, 2048 or 4096 selects the number of channel advance pulses produced for a full scale input signal.
GROUP	7-position Rotary Switch	Position 64, 128, 256, 512, 1K, 2K, or 4K selects the memory group size for data storage.
ZERO	15-turn Trim Potentiometer	Permits coarse adjustment of the zero energy intercept from 0 to over 50% of full scale.




Figure 3-1. ND560 ADC Front Panel Controls and Connectors

Table 3-1. ND560 ADC Front Panel Control and Connector Functions (Cont'd)

Control/Connector	Description	Function
FINE ZERO	10-turn Potentiometer	Permits fine adjustment of the zero energy intercept from 0 to 0.5% of full scale.
ULD	10-turn Potentiometer	Determines the maximum amplitude level of an input signal which will be accepted by the ADC. Adjustable from 0 to 110% of full scale.
LLD	10-turn Potentiometer	Determines the minimum amplitude level of an input signal which will be accepted by the ADC. Adjustable from 0 to 110% of full scale.
ZERO SUPPRESSION	Five 2-position Toggle Switches	Appropriate positioning of these switches permit the selected channel (128, 256, 512, 1024 or 2048) to be digitally moved to zero, automatically suppressing all previous channels. Any combination of switches may be used, providing a maximum zero shift of 3968 channels.
AC/DC	2-position Toggle Switch	Selects ac or dc coupling of input signals applied to the front panel SI GNAL INPUT BNC.
STROBE ON/STROBE OFF	2-position Toggle Switch	STROBE ON: Opens the linear gate for a pre-determined time as selected by the LGT control. Also permits entry of an external 3 to 10V strobe pulse via the rear panel, DC STROBE BNC J4, 1 to 10 µSec in duration, to open the linear gate for the pre-determined time. STROBE OFF: Disables internal and external auto strobe function.

Table 3-1. ND560 ADC Front Panel Control and Connector Functions (Contid)

Control/Connector	Description	Function
COIN/NORM/ANTI	3-position Toggle Switch	COIN: Selects coincidence mode of operation using signal applied to front panel GATE BNC. NORM: Selects normal ADC operation ANTI: Selects anticoincidence mode of operation using signal applied to front panel GATE BNC.
SIGNAL INPUT	BNC	Ac or dc coupled input to ADC, switch selectable. Requires positive monopolar or initially positive bipolar 0 to 8V pulses with rise time between 0.2 and 70 µSec. Minimum duration is 1 µSec. Internal delay is 1 µSec. Input impedance is 1000 ohms.
GATE	BNC	Coincidence/anticoincidence input to ADC, switch selectable. Requires ac or dc coupled, 0 to 10V pulses, positive from 0V reference, with a minimum duration of 1 µSec. Timing is determined by an internal adjusment which allows the coincidence or anticoincidence pulse to occur before or after the input event (nominally set at 2 µSec). Overlap of the input event is not necessary in either the coincidence
		or anticoincidence mode.

Table 3-2. ND560 ADC Rear Panel Control and Connector Functions

Control/Connector	Description	Function
AUT ALT CLR	3-position Toggle Switch	OFF: Disables Auto ALT Clear function. When this function is disabled, the ADC provides a bad data flag (ALT*) for an invalid event which is cleared upon issuance of an external clear ADC signal (CLRADC*).
	:	Data transfered for an invalid event will be all zeroes. AC1: Enables Auto ALT Clear function when the ADC
·		is used in the ND4400 or ND50/50 Analyzer System. When this function is enabled, the ADC will automatically clear all invalid data and will not issue a data ready flag thus eliminating additional dead time due to processing of
		invalid events. AC2: Enables Auto ALT Clear function when the ADC is used in the ND2200 or ND2400 Analyzer System.
LGT	3/4-turn Trim Potentiometer	Adjust linear gate time (LGT) from 7 to 70 µSec. Must be set such that the linear gate time is greater than the rise time of the input event.
LIVE TIME/CLOCK TIME	2-position Toggle Swit c h	Selects either live or clock time gating when the ADC is used in the ND2200 or ND4400 Analyzer System.
J1 BUSY	BNC	Provide a signal which resides at +5V when the ADC is not busy and at 0V when the ADC is busy processing data.




Figure 3-2. ND560 ADC Rear Panel Controls and Connectors

Table 3-2. ND560 ADC Rear Panel Control and Connector Functions (Cont'd)

Control/Connector	Description	Function
J2 SCA	BNC .	Provides a nominal +5 to 0V output pulse, 5 µSec in duration, for every event that falls within the limits set by the upper and lower level discriminators.
J3 BLOCK	BNC	Requires a OV signal during the time the ADC is not busy but the lower level discriminator is triggered, to set the bad data flag (ALT*) and reject the data. Normally used with the ND521
J4 DC STROBE	BNC	M/R Mixer/Rejector. Accepts a positive 3 to 10V pulse, 1 to 10 µSec in duration to open the linear gate for the predetermined time as selected by the LGT control. Maximum rate not to exceed
J5 EXT ZERO	BNC	10 kHz. Input is only accepted when the STROBE ON/STROBE OFF switch is in the STROBE ON position. Provides connection for the
JJ LXI ZLKO	ычс	ND Digital Stabilizer (normally equipped with a starting BNC).
J6 EXT GAIN	BNC	Provides connection for the ND Digital Stabilizer (normally equipped with a starting BNC).
50F	50-pin Female Connector	Provides connection to the input/output signals of an external analyzer. Refer to Table 4-1 for individual signal terminations.
Power	42-pin Male Connector	Provides connection for input power from the bin power supply. Refer to Table 4–2 for individual signal terminations.

3-5. GENERAL OPERATIONAL CONSIDERATIONS

3-6. CONVERSION GAIN SELECTION

- 3-7. One factor to consider in the selection of the proper conversion gain is storage capacity of the analyzer memory being used. Since the number of address advance pulses for a full scale (8 volt) input signal corresponds to the CONVERSION GAIN Switch positions of 128, 256, 512, 1024, 2048, and 4096, it may seem feasible to select the switch position corresponding to the memory size, i.e., for a 1024 channel memory, set the switch at 1024, for a 2048 channel memory, set the switch at 2048, etc. This is true in some experiments but not necessarily in others. For example, if the energy of interest does not exceed four volts, it would be better to select a conversion gain of 2048 with a 1024 channel memory size since the spectrum peaks would be spread out over the full memory rather than half as would be the case of a conversion gain of 1024 were chosen.
- 3-8. Another factor to consider is resolution. With the CONVERSION GAIN Switch set at 1024, each channel represents 8 millivolts for a full scale 8 volt input. This means the voltage levels can be resolved within 8 millivolts of each other, hence the term resolution. As the conversion gain is lowered (voltage per channel increased), the resolution decreases accordingly. Therefore, if the experiment being performed requires high resolution to obtain the desired accuracy, it may be advantageous to use a higher conversion gain setting.
- 3-9. Still another factor to consider is speed. Since the analysis time for a full scale input pulse with the CONVERSION GAIN Switch set at 1024 is twice as long as it is with the switch set at 512, it may be feasible to use a lower conversion gain setting when speed rather than resolution is desired. However, since the average analysis time rather than the maximum is usually used in evaluating the selection of the proper conversion gain, the percentage of increase in speed is considerably less and the loss in resolution may be enough to make the increase in speed meaningless. Therefore, first consider how these factors will affect the experiment being performed and then select the conversion gain which is most applicable.

3-10. LOWER LEVEL DISCRIMINATOR ADJUSTMENT

- 3-11. In some experiments, intense noise or low energy radiation may be present. To reduce the effect of dead time, which is a result of noise analysis. the LLD control must be adjusted above the level of the noise. The LLD control biases a transistor circuit such that signals below the bias level imposed by this control are not presented to the ADC for analysis. For those signals which exceed the bias level, the bias is removed to permit the passage of the entire signal. Therefore, a large signal would be analyzed into exactly the same counting channel, independent of the bias, but small signals would not be analyzed.
- 3-12. When the analyzer is preoccupied with the useless analysis of noise, most of the noise will fall at channel zero. But, since channel zero is reserved for storing of clock pulses, it is not always evident that the ADC is preoccupied with noise analysis.

- 3-13. A percent dead time meter, which is incorporated in the ND565 DTM Module is a useful tool in determining whether or not the ADC is preoccupied with the useless analysis of noise. This allows the user to determine whether or not the setting of LLD control affects the indicated percent dead time.
- 3-14. When this is no appreciable noise mixed with the input signal, a minimum LLD control setting of 0.3 is usually appropriate. For highest linearity in the lower energy regions, the LLD Control should be set at the minimum value. However, if there is an apparent increase in noise which may be caused by increasing the amplifier gain, the minimum setting should be increased accordingly.

3-15. UPPER LEVEL DISCRIMINATOR ADJUSTMENT

3-16. The setting of this control selects the triggering level of the upper level discriminator circuit. Input pulses which exceed the bias setting imposed by this control will cause the linear gate of the ADC to close, prohibiting the analysis of the input pulse. For most experiments, this control is set at maximum (10.0), but can be set as desired depending upon experiment requirements.

3-17. ZERO LEVEL ADJUSTMENT

3-18. When the ZERO SUPPRESSION Switches are not used, the FINE ZERO Control is used primarily for precise adjustment of energy zero to correspond to the lower boundary of channel zero. It will be found that alteration of the CONVERSION GAIN Switch changes the energy zero position. It is therefore recommended that the proper setting of the FINE ZERO Control to locate the zero energy intercept correctly be determined for each of the six conversion gains, in order to facilitate later experimental set-up operations. It is likely that a calibration performance check once a month will be adequate for most applications, but this must be determined by experience.

SECTION IV FUNCTIONAL DESCRIPTION

4-1. GENERAL

4-2. This section contains theory of operation for the ND560 ADC Module. Theory of operation is presented as a general functional description and a detailed functional description.

4-3. INPUT/OUTPUT SIGNAL DESCRIPTION

4-4. Table 4-1 lists the signal name, the associated pin locations, and a brief functional description of the input/output signals for the "pigtail" cable and 50-pin female connector on the rear panel of the ND560 ADC Module. Table 4-2 lists the voltages, associated pin locations and power requirements of the input power signals for the 42-pin male connector on the rear panel of the ND560 ADC Module.

Table 4-1. "Pigtail" Cable and 50-pin Female Connector I/O Signal Description

Pin .	Description .
С	Buffer Scaler Outputs
Н	
M	The steady state condition of the buffer scaler outputs
S	is +5V. A true condition ("1" state) of a scaler bit is
W	indicated by its buffered output being at 0V during
а	transfer time.
е	
k	Address bits: $+5V = 0$
r	0V = 1
V	Output impedance: 6 kohm ("0" state), to +5V
Z	Output current: 5 mA, maximum ("1" state)
DD	
Υ	ADC Transfer Input
	C H M S W a e k r v z DD

Table 4-1. "Pigtail" Cable and 50-pin Female Connector I/O Signal Description (Cont'd)

Signal	Pin	Description
		The steady state condition of signal ATR* should be +5V. A transfer will occur when signal ATR* goes from +5 to 0V any time after a conversion is completed. A minimum pulse duration of 2 µSec is required. Signal ATR* can be replaced by output signals BCB* and BF* if BF* is inverted and then combined with BCB* in a NAND gate.
CLRADC*	С	Clear ADC Input
		The steady state condition of signal CLRADC* should be +5V. The ADC will reset when signal CLRADC* goes from +5 to 0V any time after an address has been transferred. A minimum pulse duration of 1 µSec is required. CLRADC* causes signal BF* to return to +5V.
SS*	d	Single Sample Input
		Signal SS* is normally open. When operating in the coincidence mode, bringing signal SS* to ground (0V) disables the coincidence circuits causing operation in a straight singles mode.
ADCB*	h	ADC Busy Output
	3.751	Signal ADCB* represents the time the ADC cannot validly accept input pulses. Signal ADCB* is at +5V when the ADC is not busy and at 0V when it is busy and cannot validly accept input pulses. Signal ADCB* can be used for live time control.
REJ*	i	Reject Input
		Signal REJ* is normally open。 When signal REJ* is brought to ground (OV) the remaining events are rendered invalid and rejected。
READY*	n,EE	Ready Output
		The steady state condition of signal READY* is +5V. Upon completion of a conversion, signal READY* goes to OV to signal the external computer to supply signal ATR*.

Table 4-1. "Pigtail" Cable and 50-pin Female Connector I/O Signal Description (Cont'd)

Signal	Pin	Description
CT*	E	Clock Time Output
		Signal CT* is open except when rear panel LIVE TIME/ CLOCK TIME Switch is in the CLOCK TIME position, then signal CT* is held at ground (0V).
MS*	F	Multiscale Input
		Signal MS* is normally open. When using the ADC as a single channel analyzer in multichannel scaling experiment, signal MS* should be brought to ground (0V). Signal MS* at 0V provides signal CLRADC* after each processed event.
BALT	K,L	Buffer Alter Output
	7.	Signal BALT is at +5V when information is acceptable and at 0V when information is to be rejected.
ELG*	Р.	Enable Linear Gate Input
	5.17V	Signal ELG* should be +5V or open to enable the linear gate or 0V to disable the linear gate.
BF*	R	Buffer Free Output
		The steady state condition of signal BF* is +5V. Upon starting a conversion, signal BCB* and then signal BF* go to OV. At completion of a conversion, signal BCB* goes back to +5V and BF* remains at OV until signal CLR ADC* causes BF* to return to +5V. Signal BCB* at +5V and signal BF* at OV indicates a conversion is complete.
A*	U	Analyze Input
	1,91	Signal A* should be at 0V to enable to ADC or at +5V to disable the ADC.
BCB*	t, V	Buffer Converter Busy Output
	0	The steady state condition of signal BCB* is +5V. Signal BCD* is at +5V when the converter is not busy and at +0V when it is busy.

Table 4-1. "Pigtail" Cable and 50-pin Female Connector I/O Signal Description (Cont'd)


Signal	Pin	Description
DC COM	S,BB,FF	Logic Signal Common.
LLD	AA	Lower Level Discrminator Output
		The steady state condition of signal LLD is +5V. When the lower level discriminator is triggered by an input pulse, signal LLD goes to 0V.
ACLRON	НН	Auto Clear On Output
	·	Signal ACLRON is open when the rear panel AUT ALT CLR switch is in the AC1 or AC2 position and at 0V when the switch is in the OFF position.


Table 4-2. 42-pin Male Power Connector Signal Description


Signal	Pin	Description
+6V +12V -12V +24V -24V DC COM DC COM	10 16 17 28 29 34 42	+6 Vdc @ 800 mA (see note below) +12 Vdc @ 840 mA (see note below) -12 Vdc @ 15 mA +24 Vdc @ 115 mA -24 Vdc @ 115 mA Power return ground. High quality ground.


NOTE


If a +6 Vdc supply is available, 800 mA is automatically switched from the +12 Vdc supply to the +6 Vdc supply.




















	الأنطوع والمتعاصر الترارين فيستفر والتناري والمراج	Commection		4-		COME CLASS		\$ C
1	STEWAL 😓		TE TIME	810	SIGNAL	i i i		
3	A5[3A4]		3074 (381)				ALT[\$44]	
7.7	ADC8*[3A4]	8	\$0F8[381]	1	F[484]	1 4	\$21[481]	
:	ARS*[382]	:	SDF5(381)	3	F*[484]	er i Ci	\$23[461]	
4	#4[3A3]	ם ני	S0F7[381]	à		2	522[461]	150
5	ADC5*[344]	1	ALT[381]	5		ŧ	S2 3 [481]	
,	A0C6+[3A4]	311	128C)****(382)	6			\$27[4A1]	<u> </u>
7	A6[3A4]	н	MALT[382]	7	BA[4A4]	н	525[441]	
	a5[384]		A7(3A4)	ô		.)	S24[441]	
	27/104]	Ŷ	RESET*[3A4]	0		(SZ6[441]	
. 6	ANCZ*[384]		BCB • [3A1]	3.7		Ì	41[482]	
	4007*[304]	1 0	BF+[341]	11	BSW[4A4]		43 (452)	
	A1[3A4]	N:	A#[304]	3.2		Ŋ	. A2[482]	
• 1	apc1*[3A4]	ρ	ADCW-[344]	11			A2[482]	: .
٠,	REJ:[381]	R	SALT[3B1]	1	•	-	A7(442)	1
• 4	GND[381]	5	GND(381)	15	GND[4P2]	1	CN3(482)	
	6*[3A1]		TDEL[343]	1.1			45[442].	
	. (9*1351)	U	A3[3A4]	77			45,442, .	
14	(§ ([] 41]		ADC3*[3A4]	18			44(492)	
: 0	CLACC+[341]	- 1	SET (384)	19			49(442)	
	ΔTR+{3Δ1}		64[384]			•]	A11[442]	
	ARS(3A4)		A13[384]				PE3ET1[444]	
	ADC4-[3A4]	7	OFLO(384)				212,442}	
is t	SET*[384]	AG	· A*[342]				48(422)	,
	410[384]	29	READY+[344]				10EL,487,	
	জা কুং}িয়ের ত		ACLRON (3A2)			ĺ	5211 (421	
	421[384]	5);	SOF1@(382)				\$29,441)	
·	412[384]	ξE	S0F12[382]		A13[4A4]		52 7 4-1.	
	511(794)	- 1	SOF11[382]	76	SET [4A1])	\$28(441)	
hiệ 1	Wickled sout	ни	5009(382)	- 10			5212[422]	
	+5V(381)	11	+5V[3B1]	30	+5V[482]	.↓	+57[482]	
31	ADC9-[3BA]	KK	A9[3B4]	- 31		KK	[8°[444]	

-	197	rappal \$16NALS	
	53555	+ TEATION	į
	1478	1407)	į
	C8*	(5A3)(1A1)(4A4) (6A2)	
	۴٠	[484](3A1)(583) (6A2)	
3	101	(181)(481) (181)(481)	
	•5٧	(884)(381)(482) (781)	A. C. Land
	•6V	[884]	
	•177	(BA4)	
	+249	[8A4](6B3)	
	-1 2v	(BAA)	
	- 25 °	[884](683)	
			-
		•-	**
		4.	-

		ALC BOARD.	_			
	0 (39)	The Street Co.	P S		PIN	5.64°C
[793] water grant many many	77	(763)	A	ADC12-(88%)	8	
[783]	4	[783]		ADCG*[883]	G	
(763)	٨	(783)	Ε	CI*(883)	F	MS-[883]
SCAP*[741]	7.	SCA(782)	μ.	ADC1*[883]	J	
SC45HD[782]	-0.	(782)	K	BALT (882)	L	BALT[882]
[2][2]	12	{7B2}		ADC2*[882]	M	म् अस्य
[782]	1.4	[782]	a.	ELG[882]	P	BF • [882]
[782] [783]	14	[7A2]	-	ADC3*[882]		
175 3]	÷	[783] -{783}		A+[8A2]	V	809-[692]
753]		[783]		ADC4*[882]	Y	
[7E4]		[784]		ATR+[882]	2	
(754)	35	[784]		ADC5*[8B2]	6	
[784]	e	[784]		CLADC*(882)	-	SS*[882]
[784] .		[783]		(\$88)*6004		
[7B3]	1.	[743]		ADC9*[882]		#E3*[882]
[7=3]	1.5	[743]		A007*[882]		
[743]		[744]		F-10041(BF2)	P	
[744]	1.8	[784]		ACC8*[882]	ς.	
[784]	49	[784]		HCB • [8B2]		
(784)	47	[784]		40(9:(882)		
[783]	44	[7B3]		GND[891]		
[783] (783)		[7B3]		400101[882]	2.5	LL5[002]
(783) [7-2]	48	[783]	(3B	Gsa(882)	66	
fiet)	١.		30	ADC11*[882]	EE	PEADY*(882)
			FF		HH.	
				100		P\$ 1
				in the state of th		
				es en la James I, est describer de la		A CONTRACTOR OF THE CONTRACTOR
					1	
					1	
			, ,			
			٥		1	+67[834]
						•12V(8A4)
				-127[804]		
			-		-	
			_			
			_		<u> </u>	! !
•			-		-}	
			!		-}	• 1,1-24;
			-	-74,1844	-	
						CHOISAS
			-		-	(०५७) नवस्
			-		-	
			114		+	
		•	1		4	GND(884)
					34 34 18 43 43	CHO! #44 } GHD[644 }
	,		;	N I		# 1
The state of the s		아 (동 교육이라) 최기 (조건 (1920년 1931년 전화 전화 (조원 (1921년)	. 12	POST OFFICE BOX		
	, 8170	ରାଷ୍ଟିକ୍ଟିନ୍ଟେମ୍ଫ୍ୟ କରି । 'ହା ଲୋକ	NY	CONNECTOR 3 REFERENCE TAI	BLESI	
		y Pinin na la la GLEAR DATA	1			
(TT NES THERETH DE SE HOW TO BECEPT BY ARIST SEC. THE PROPRIETATIONS TO MUST A HOUSE SE		: Million V., on Gerrae DATA, - TO THI GHOUSE INTERPRETA	110%,	DRAMN BY: P M G CH	grkgo	ekiri, ku i simpi i su

CONFECTOR UT

LITTER DV

[783] [783]

* SCAP*[741]

5 SC45HD[782]

[732]

782]

1782

783]

753] 753] [784]

(784)

[743]

743)

744

[784]

[783] [783]

49 [742]

(783)

784

[784]

[784] [783]


AHT, BOAFO

ĒI .


LOCATION

[523]

5-3



ADC/ND560 LCADING DIAGRAM SHEET 10 OF 11



ADC/ND560
BUSSING DIVGRAM
SHEET 11 OF 11