ACOLO LA COLO LA COLO

The attached pages update: (1) edition A-09-00016-01-A and Update Notices A-09-00058-01-A, A-09-00066-01-A, A-09-00091-01-A, A-09-00177-01-A, and A-09-00228-01-A or (2) edition A-09-00016-01-B and Update Notices A-09-00066-01-A, A-09-00091-01-A, A-09-00177-01-A, and A-09-00228-01-A of the Workstation Hardware Manual.

Insert these pages according to the collating instructions on the inside of this cover

Updated pages are indicated by a date at the bottom of the page.

Throughout this Update Notice, change bars in the margins indicate technical additions and changes. Asterisks indicate deletions. Editorial changes are not identified. All changes will be incorporated into the next editions of this manual

Insert this page after the title page of your manual to provide a record of this Update Notice.

Copyright © 1983 by Convergent Technologies, Inc



#### COLLATING INSTRUCTIONS

#### VOLUME 1: Sections 1 - 9

Delete	Replace with
iii to xi	iii to xi
1-3, 1-4	1-3, 1-4
1-9	1-9, 1-10
2-25, 2-26	2-25, 2-26
2-109, 2-110	2-109, 2-110
9-5, 9-6	9-5, 9-6

Place the <u>seven foldout pages</u> (schematic) of the 64K I/O-Memory board at the end of Section 5. (Do not delete the existing schematics.)

# VOLUME 2: Sections 10 - 14 Glossary Appendixes A - G

Delete		Replace with
iii to vi		iii to vi
D-1, D-2 D-7	(Appendix C)	D-1, D-2, D-2.1
E-1	(Appendix D)	E-i to E-iii, E-l to E-101
F-1	(Appendix E)	F-i, F-ii, F-1 to F-72

#### DESCRIPTION OF CHANGES

Revisions include changes in Chapter 2 and Appendix C for the 64K I/O Memory board. Other revisions include a minor change to Chapter 9 and revised Figures 1-1, 1-4, and 12-2.

Appendix D contains a description of the monitor form of the IWS workstation and includes information about custom Multibus applications.

Appendix E contains a detailed software description of the four bootstrap ROMs available for the IWS workstation.

## CONTENTS: Volume 1

GUI	DE TO TECHNICAL DOCUMENTATION	xiii
Pre	face	XX
1.	System Architecture	
	Overview The mainframe Memory Input/output Multibus interface	1-1 1-2 1-5 1-8
2.	Functions and Interfaces (Processor and I/O-Memory Board	s)
	Dual bus organization.  Local and multibus separation.  Local J/O bus interface.  Local I/O bus interface.  Multibus interface.  Multibus master access.  Multibus slave access.  Multibus slave access.  Priorities.  Bus timeout.  The 8086 and 8087 processors  The 8086 CPU.  The 8087 numeric data processor  Software interface.  8086 CPU.  8087 NDP.  Memory interface.  Address space.  ROM memory.  Multibus/Local-bus memory mapping.  Software interface.  Parity error register (PER)  I/O and control interfaces.  I/O peripheral devices and channels  I/O circuits and registers.  DMA Control.  Intervupt Control.  Keyboard Control and LEDs.  Interval Timer.  I/O-Memory Board LEDs and Audio.  Communications Control.  I/O Control Register (IOCR).  Parity Error Register (PER)	2-1 2-2 2-6 2-7 2-7 2-8 2-1 2-1 2-1 2-1 2-1 2-1 2-1 2-2 2-2 2-2

Printer Status Register (PSR)	2-33
Screen Attribute Register (SAR)	2-33
Floppy Disk Control (FDC)	2-33
Winchester Disk Control (WDC)	2-33
Software interface	2-34
DMA Transfers	2-35
General operating characteristics	2-35
Channel uses	2-37
Multibus Access	2-38
Communications	2-38
Disk	2-40
Video Refresh	2-40
Bus exchange	2-42
Address generation	2-43
Communication and Video Addresses	2-43
Disk Addresses	2-43
Software interface	2-47
8237-2 DMA controller	2-47
DMA extended address register (EAR)	2-53
Interrupts	2-55
Non-maskable interrupts	2-55
Power Failure	2-58
Parity Error	2-58
Memory Write-protection	2-58
Bus Timeout	2-59
Maskable interrupts	2-59
Communications (Level 1)	2-59
Internal Timer (Level 3)	2-59
Printer Keyboard, realtime clock and	2-39
8087 Level 4	2-59
Disks (Level 7)	2-59
Software interface	2-60
8259A interrupt controller	2-61
I/O control register (IOCR)	2-70
8253 interval timer	2-75
Multibus interface	
	2-80
Signal lines	2-80
Form factor	2-80
Transfers across the interface	2-80
Modes of operation	2-84
Bus priority resolution	2-84
Interrupts	2-85
Communications interface	2-88
Channels	2-88
Transfer control	2-88
Switch-selectable clocks	2-91
Extended control register	2-91
Software interface	2-92
Z-80A serial I/O (SIO) controller	2-92
SIO extended control register (ECR)	2-97
SIO interrupt acknowledge register (IAR)	2-100
Keyboard interface	2-102
Keyboard/mainframe communication functions	2-102

	Data formats  Software interface	2-104 2-104
	Printer interface Software interface	2-111
	Utilities  Programmable LEDs and audio	2-113
	Hardwired LEDs	2-115
	Power supply	2-115
_		2-116
3.	Mainframe Motherboard	
	Multibus priority resolution logic	3-1 3-2
	References	3-3
	Edge-connector pin list	3-3
	Jumpers	3–3
4.	Processor Board	
	Overview	4-1
	Operation by logic block	4-1
	The dual bus architecture	4-3 4-4
	Control of the local bus drivers	4-4 4-6
	Bus timeouts	4-8
	The 8086 microprocessor	4-8
	The 8087	4-11
	The RAM controller	4-11
	Memory read cycles	4-12
	Memory write	4-13
	Column address strobe	4-13
	Parity logic	4-14
	Parity writing	4-14
	Parity reading and checking	4-14
	Interrupt control logic	4-15 4-18
	Multibus slave READY generation	4-10
	Non-Multibus READY generation	4-21
	Multibus interface	4-23
	Multibus master mode	4-23
	8289 Multibus handshake	4-23
	Acquiring multibus	4-24
	Multibus master mode operation	4-26
	during master mode	4-27
	LOCK access to Multibus	4-28
	Slave mode	4-29
	Multibus slave transfer acknowledge logic	4-31
	Root PROMe	1 21

DC characteristics. References Edge-connector pin list. Connector J2. Connector J3. Jumpers. Switches. The memory addressing decode PROM. LED indicators. Test points. I/O-Port addresses vs. functions. Device pin functions. 8086 HMOS microproocessor. 8284 Clock driver. 8289 Bus arbiter. 8288 Bus controller. 8259A Interrupt controller. 8259A Interrupt controller. 8259A Interrupt controller. 8260 Address decode. The RAM array. Disk control interface (DCI). I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. DC characteristics. References. Edge-connector jin list. Connector J4. Connector J5 Jumpers.		ac characteristics	4-33
Edge-connector pin list. Connector J2. Connector J3. Jumpers. Switches. The memory addressing decode PROM. LED indicators. Test points. I/O-Port addresses vs. functions. Device pin functions. 8086 HMOS microprocessor. 8284 Clock driver. 8288 Bus arbiter. 8288 Bus controller. 8237-2 DMA controller. 8259A Interrupt controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. DRA transfers between memory and the SIO. Programming the ECR. Multidrop driver control Multidrop driver control Multidrop receiver clock detect. Baud rate clock source selection Channel B level changers. AC characteristics DC characteristics References. Edge-connector pin list. Connector J4. Connector J5.		DC characteristics	4-42
Connector J2. Connector J3. Jumpers. Switches. The memory addressing decode PROM. LED indicators. Test points. I/O-Port addresses vs. functions. Device pin functions.  8086 HMOS microproccessor. 8284 Clock driver. 8289 Bus arbiter. 8289 Bus arbiter. 8237-2 DMA controller. 8259A Interrupt controller. 8259A Interrupt controller.  Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control Multidrop receiver clock detect. Baud rate clock source selection Channel B level changers. AC characteristics. DC characteristics References. Edge-connector pin list. Connector J4. Connector J5.			4-44
Connector J3. Jumpers. Switches. The memory addressing decode PROM. LED indicators. Test points. I/O-Port addresses vs. functions. Device pin functions. 8086 HMOS microprocessor. 8284 Clock driver. 8288 Bus controller. 8237-2 DMA controller. 8259A Interrupt controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control Multidrop driver control Multidrop receiver clock detect. Baud rate clocks source selection Channel B level changers AC characteristics. DC characteristics DC characteristics Edge-connector pin list Connector J4. Connector J5.			4-44
Jumpers Switches. The memory addressing decode PROM. LED indicators. Test points. I/O-Port addresses vs. functions. Device pin functions.  8086 HMOS microproccessor 8284 Clock driver. 8289 Bus arbiter. 8237-2 DMA controller. 8237-2 DMA controller. 8259A Interrupt controller.  Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Speaker LESs and switches. Programmable timer Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications Non-DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			4-44
Switches. The memory addressing decode PROM. LED indicators. Test points. I/O-Port addresses vs. functions. Device pin functions.  8086 HMOS microprocessor 8284 Clock driver. 8289 Bus arbiter. 8288 Bus controller 8237-2 DMA controller. 8259A Interrupt controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control Multidrop receiver clock detect. Baud rate clock source selection Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list Connector J4. Connector J5.		Connector J3	4-45
The memory addressing decode PROM.  LED indicators. Test points.  I/O-Port addresses vs. functions.  Device pin functions.  8086 HMOS microproccessor  8284 Clock driver.  8289 Bus arbiter.  8287-2 DMA controller.  8237-2 DMA controller.  8259A Interrupt controller.  9259A Interrupt controller.  5. I/O Memory Board  Overview.  Operation by logic block.  The RAM array.  Disk control interface (DCI).  I/o address decode.  The I/O control register (IOCR).  Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  AC characteristics.  DC characteristics.  Edge-connector Ji.			4-48
Test points. I/O-Port addresses vs. functions. Device pin functions.  8086 HMOS microproocessor 8284 Clock driver. 8289 Bus arbiter. 8288 Bus controller. 8237-2 DMA controller. 8259A Interrupt controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. Channel B level changers. Characteristics. DC characteristics. Edge-connector Ji.		Switches	4-48
Test points.  I/O-Port addresses vs. functions  Device pin functions.  8086 HMOS microprocessor.  8284 Clock driver.  8289 Bus arbiter.  8288 Bus controller.  8237-2 DMA controller.  8259A Interrupt controller.  8259A Interrupt controller.  5. I/O Memory Board  Overview.  Operation by logic block.  The RAM array.  Disk control interface (DCI)  I/O address decode.  The I/O control register (IOCR)  Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  AC characteristics.  DC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.		The memory addressing decode PROM	4-48
I/O-Port addresses vs. functions.  Device pin functions.  8086 HMOS microprocessor.  8284 Clock driver.  8288 Bus arbiter.  8288 Bus controller.  8237-2 DMA controller.  8259A Interrupt controller.  8259A Interrupt controller.  70 Memory Board  Overview.  Operation by logic block.  The RAM array.  Disk control interface (DCI).  I/O address decode.  The I/O control register (IOCR).  Control bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  AC characteristics.  DC characteristics.  DC characteristics.  Edge-connector pin list.  Connector J4.  Connector J5.		LED indicators	4-49
Device pin functions.  8086 HMOS microproocessor.  8284 Clock driver.  8289 Bus arbiter.  8238 Bus controller.  8237-2 DMA controller.  8259A Interrupt controller.  5. I/O Memory Board  Overview.  Operation by logic block.  The RAM array.  Disk control interface (DCI).  I/O address decode.  The I/O control register (IOCR).  Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  DC characteristics.  Edge-connector pin list.  Connector J4.  Connector J5.		Test points	4-49
Device pin functions.  8086 HMOS microproocessor.  8284 Clock driver.  8289 Bus arbiter.  8238 Bus controller.  8237-2 DMA controller.  8259A Interrupt controller.  5. I/O Memory Board  Overview.  Operation by logic block.  The RAM array.  Disk control interface (DCI).  I/O address decode.  The I/O control register (IOCR).  Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  DC characteristics.  Edge-connector pin list.  Connector J4.  Connector J5.		I/O-Port addresses vs. functions	4-49
8086 HMOS microproocessor 8284 Clock driver. 8289 Bus arbiter. 8288 Bus controller. 8237-2 DMA controller 8259A Interrupt controller 8259A Interrupt controller  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection Channel B level changers. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			4-50
8284 Clock driver. 8289 Bus arbiter. 8237-2 DMA controller. 8237-2 DMA controller. 8259A Interrupt controller.  8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI). I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			4-50
8289 Bus arbiter. 8288 Bus controller. 8237-2 DMA controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI). I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J4.			4-57
8288 Bus controller. 8237-2 DMA controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI). I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			4-62
8237-2 DMA controller. 8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI) I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			4-68
8259A Interrupt controller.  5. I/O Memory Board  Overview. Operation by logic block. The RAM array. Disk control interface (DCI). I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			4-72
Overview. Operation by logic block. The RAM array. Disk control interface (DCI). I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list Connector J4. Connector J5.			4-79
Overview. Operation by logic block. The RAM array. Disk control interface (DCI)  I/O address decode. The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop driver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list Connector J4. Connector J5.		O23311 Interrupt controller	4 1 2
Operation by logic block.  The RAM array.  Disk control interface (DCI).  I/O address decode.  The I/O control register (IOCR).  Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  BC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.	5.	I/O Memory Board	
The RAM array.  Disk control interface (DCI)  I/O address decode.  The I/O control register (IOCR).  Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.		Overview	5-1
Disk control interface (DCI)  I/O address decode  The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect  Write protection  Communications  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.		Operation by logic block	5-1
I/O address decode. The I/O control register (IOCR). Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.		The RAM array	5-3
The I/O control register (IOCR) Control bits of the IOCR. Status bits of the IOCR. Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.		Disk control interface (DCI)	5-5
Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  Edge-connector pin list.  Connector J4.  Connector J5.		I/O address decode	5-7
Control bits of the IOCR.  Status bits of the IOCR.  Speaker LESs and switches.  Programmable timer.  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  Edge-connector pin list.  Connector J4.  Connector J5.		The I/O control register (IOCR)	5-8
Status bits of the IOCR.  Speaker LESs and switches. Programmable timer. Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications. Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. Channel B level changers. AC characteristics. BC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.		Control bits of the IOCR	5-9
Programmable timer  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.			5-10
Programmable timer  Keyboard interface.  Line printer interface.  Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.		Speaker LESs and switches	5-11
Keyboard interface. Line printer interface. Real time clocks. Power fail detect. Write protection. Communications.  Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			5-11
Line printer interface. Real time clocks. Power fail detect. Write protection. Communications.  Non-DMA transfers between 8086 and the SIO. DMA transfers between memory and the SIO. Programming the ECR. Multidrop driver control. Multidrop receiver clock detect. Baud rate clock source selection. Channel B level changers. Channel B level changers. AC characteristics. DC characteristics. References. Edge-connector pin list. Connector J4. Connector J5.			5-12
Real time clocks.  Power fail detect.  Write protection.  Communications.  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.			5-12
Power fail detect. Write protection. Communications  Non-DMA transfers between 8086 and the SIO.  DMA transfers between memory and the SIO.  Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.			5-13
Write protection  Communications  Non-DMA transfers between 8086 and the SIO  DMA transfers between memory and the SIO  Programming the ECR  Multidrop driver control  Multidrop receiver clock detect  Baud rate clock source selection  Channel B level changers  Channel B level changers  AC characteristics  DC characteristics  References  Edge-connector pin list  Connector J4  Connector J5.			5-13
Communications  Non-DMA transfers between 8086 and the SIO  DMA transfers between memory and the SIO  Programming the ECR  Multidrop driver control  Multidrop receiver clock detect  Baud rate clock source selection  Channel B level changers  Channel B level changers  AC characteristics  DC characteristics  References  Edge-connector pin list  Connector J4  Connector J5			5-13
Non-DMA transfers between 8086 and the SIO  DMA transfers between memory and the SIO  Programming the ECR  Multidrop driver control  Multidrop receiver clock detect  Baud rate clock source selection  Channel B level changers  Channel B level changers  AC characteristics  DC characteristics  References  Edge-connector pin list  Connector J4  Connector J5			5-14
DMA transfers between memory and the SIO  Programming the ECR			5-14
Programming the ECR.  Multidrop driver control.  Multidrop receiver clock detect.  Baud rate clock source selection.  Channel B level changers.  Channel B level changers.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J4.  Connector J5.			5-15
Multidrop driver control  Multidrop receiver clock detect  Baud rate clock source selection  Channel B level changers  Channel B level changers  AC characteristics  DC characteristics  References  Edge-connector pin list  Connector J4  Connector J5			5-15
Multidrop receiver clock detect			5-16
Baud rate clock source selection			5-16
Channel B level changers			5-16
Channel B level changers			5-18
AC characteristics  DC characteristics  References  Edge-connector pin list  Connector J4  Connector J5			5-18
DC characteristics			
References  Edge-connector pin list  Connector J4  Connector J5			5-19
Edge-connector pin list			5-30
Connector J4			5-32
Connector J5			5-32
			5-32
Jumpers			5-33
		Jumpers	5-36

	Switches  Programmable LED and audio  Test points  I/O Port addresses and functions  Device pin functions  8251A USART  8253 programmable timer  Z80A SIO/2	5-36 5-37 5-37 5-38 5-39 5-46 5-49
6.	RAM Expansion Board	
	Overview. Operation by logic block.  RAM array.  RAM refresh.  Address logic.  Data interface.  Buffering for ROM expansion board.  AC characteristics.  DC characteristics.  References.  Edge-connector pin list.  Connector J1.	6-1 6-1 6-2 6-2 6-3 6-3 6-5 6-6
7.	ROM Expansion Board	0-7
0	Overview Operation by logic block AC characteristics DC characteristics References Edge-connector pin list Connector Jl Switches	7-1 7-1 7-4 7-5 7-6 7-6 7-7
8.	Video Control Board  Functional description and software interfaces.  Display characteristics. Character map Video control logic.  DMA transfers. Software interface. Screen attribute register. Character map. Font RAM.  Operation by logic block. Bus interface. Row buffers. Attribute logic. Video generator. Main control. Microcode word.	8-1 8-2 8-2 8-6 8-8 8-11 8-14 8-16 8-16 8-21 8-22 8-25 8-29

Contents: Volume 1 vii

	Controller operation	8-32
	Timing chain	8-34
	AC characteristics	8-37
	DC characteristics	8-38
	References	8-52
	Edge-connector pin list	8-52
	Jumper	8-54
	Test points	8-54
	I/O port address	8-54
9.	K <b>ey</b> board	
	Functional description and software interface	9-1
	Writing to the keyboard	9-1
	Operation	9-6
	DC characteristics	9-7
	References	9-8
	Connector Pin list	9-8
	LED indicators	9-8
	Test points	9-8


## LIST OF FIGURES


1-1	Workstation System Overview	1-3
1-2	Workstation Mainframe	1-4
1-3	Memory Address Space	1-7
1-4	Memory-Mapping Between the Local Bus and Multibus	1-9
2-1	Mainframe Block Diagram	2-3
2-2	8086 Address Generation	2-11
2-3	8086 Instruction Set	2-14
2-4	8086 Instruction Set (Continued)	2-15
2-5	8087 Instruction Set	2-17
2-6	8087 Instruction Set (Continued)	2-18
2-7	Memory Capacity and Address Space	2-21
2-8	ROM Memory Space	2-22
2-9	RAM Configurations (kilobytes)	2-25
2-10	Parity Error Register (PER)	2-28
2-11	DMA Block Diagram	2-36
2-12	DMA Priorities and Characteristics	2-39
2-13	Location of Communication and Video Buffers	2-41
2-14	Communication and Video Address Generation	2-45
2-15	Disk Address Generation	2-46
2-16	8237-2 Register Formats	2-52
2-17	DMA Extended Address Register (EAR)	2-54
2-18	Interrupt Priorities and Functions	2-56
2-19	Interrupt Block Diagram	2-57
2-20	8259A Initialization Sequence	2-65
2-21	8259A Initialization Command Words	2-66
2-22	8259A Operation Command Words	2-67
2-23	8259A Status Registers	2-68
2-24	8259A Instruction Set Summary	2-69
2-25	I/O Control Register (IOCR)	2-72
2-26	8253 Control Word	2-79
2-27	Multibus Pin Assignments	2-82
2-28	Multibus Form Factor	2-83
2-29	Maskable Interrupt Expansion on Multibus	2-87
2-30	Communication Channel Characteristics	2-89
2-31	RS-232 and RS-422 Pinouts	2-90
2-32	SIO Write Registers	2-95
2-33	SIO Read Registers	2-96
2-34	SIO Extended Control Register (ECR)	2-99
2-35	SIO Interrupt Acknowledge Register (IAC)	2-101
2-36	8251A Control/Status	2-108
2-37	Printer Connector Pinout	2-110
2-38	Printer Status Register (PSR)	2-112
2-39	Programmable LED's and Audio	2-114
3-1	Edge-Connector Pin List	3-4
3-2	Edge-Connector Pin List	3-5
3-3	Edge-Connector Pin List	3-6
3-4	Edge-Connector Pin List	3-7
3-5	Edge-Connector Pin List	3-8
3-6	Edge-Connector Pin List	3-9
3-7	Edge-Connector Pin List	3-10

2 0	The Constitution District	
3-8	Edge-Connector Pin List	3-11
3-9	Edge-Connector Pin List	3-12
3-10	Edge-Connector Pin List	3-13
3-11	Edge-Connector Pin List	3-14
3-12	Edge-Connector Pin List	3-15
3-13	Edge-Connector Pin List	3-16
3-14	Edge-Connector Pin List	3-17
3-15	Mainframe Motherboard Schematic	3-18
3-16	Mainframe Motherboard Schematic	3-19
3-17	Mainframe Motherboard Schematic	3-20
3-18	Mainframe Motherboard Assembly Drawing	3-21
3-19	Mainframe Motherboard Assembly Drawing	3-21
4-1	Processor Board Block Diagram	4-2
4-2	8086 CPU Chip	4-56
4-3	8284 Clock Generator	4-61
4-4	8289 Bus Arbiter	4-67
4-5	8288 Bus Controller	4-71
4-6	8237-2 DMA Controller	4-78
4-7	8259A Interrupt Controller	4-82
4-8	Processor Board Schematics	4-83
4-9	Processor Board Assembly Drawing	4-85
5-1	I/O-Memory Board Block Diagram	5-2
5-2	I/O Address Decode Signals	5-8
5-3	Extended Control Register Bits	5-17
5-4	8251A USART	5-45
5-5	8253 Programmable Timer	5-48
5-6	Z80A SIO/2	5-55
5-7	I/O-Memory Board Schematic	5-56
5-8	I/O-Memory Board Assembly Drawing	5-62
5-9	I/O-Memory Board Schematic (64K)	5-63
6-1	16K RAM Expansion Board Schematic	6-9
6-2	16K RAM Expansion Board Assembly Drawing	6-13
6-3	64K RAM Expansion Board 2 Schematic	6-17
6-4	64K RAM Expansion Board 2 Assembly Drawing	6-21
7-1		7-8
	ROM Expansion Board Schematic	7 <b>-</b> 0
7-2	ROM Expansion Board Assembly Drawing	
8-1	Video Control Board Data Paths	8-4
8-2	Screen Attribute Register (SAR)	8-10
8-3	Character Map Format for 132 char/row	8-12
8-4	Character Map Format for 80 char/row	8-13
8-5	Font RAM Addressing and Data	8-15
8-6	Video Board Block Diagram	8-17
8-7	Bus Interface	8-18
8-8	Row Buffers	8-20
8-9	Font RAM Attribute Logic and Video Output	8-24
8-10	Block Diagram of Main Control Section	8-26
8-11	Video Control - Simplified Flow Chart	8-27
8-12	DMA Request Control Lines	8-28
8-13	Microcode Word	8-30
8-14	Video Timing Parameters	8-36
8-15	Video Timing Flow Chart	8-55
8-16	Video Control Flow Chart	8-56
8-17	Video Control Flow Chart	8-57
· · ·	\	5 5 1

8-18	Video Board Schematic	8-58
8-19	Video Board Assembly Diagram	8-64
9-1	List of Keys	9-2
9-2	Map of Keyboard	9-3
9-3	Data Format for Keyboard Output	9-4
9-4	Keyboard Schematic and Assembly Drawing	9-9
9-5	Keyboard Assembly Drawing	9-10

Figure 1-1. Workstation System Overview





Note: Device nomenclature corresponds to Intel device codes with the exception of the SIO which is a Zilog Code. The manufacturer actually used may vary.

Figure 1-2. Workstation Mainframe




Figure 1-4. Memory-Mapping Between the Local Bus and Multibus




Figure 1-4. Memory-Mapping Between the Local Bus and Multibus (Continued)

For use with CPU boards 60-00002-00 and 60-00036-00 and the 16K I/O Memory board:

Tota Syst Capa	em	I/O Memory	RAM Expansion Board
256K		1 28K	128K
38 <b>4</b> K		L 28K	256K
512K		l 28K	384K
640K	•	L 28K	512K

For use with CPU board 60-00110-00 and the 16K I/O Memory board:

Total	16K	RAM
System	I/O Memory	Expansion
Capacity	Board	Board
384K	128K	

For use with the CPU board 60-00110-00:

Total System Capacity	64K I/O Memory Board	RAM Expansion Board	
384K	384K	_	
512K	384K	128K	
512K	512K	_	
640K	384K	256K	
768K	512K	256K	
768K	384K	384K	
1 Mb†	512K	512K	

<sup>† 32</sup> kilobytes of the address space must be reserved for permanent ROM space. Also, 160 kilobytes of the address space must be reserved for ROM space if the optional RAM Expansion board is used. See Appendix C for special S3, S4, and S6 switch settings for 1 Mb of RAM.

Note: For CPU board switch settings, see Appendix C.

Figure 2-9. RAM Configurations (kilobytes).

Typically, the operating system will write the entire contents of memory to disk upon parity-error detection and bootstrap a new version of the operating system.

The bottom 32 kilobytes of RAM, where the operating system typically resides, can be write-protected by setting a bit in the I/O Control Register (IOCR). If a write is attempted into this area, it is prevented and a non-maskable interrupt to the CPU is generated.

#### Multibus/Local-Bus Memory Mapping

The processor board contains a set of switches which define memory-space windows for local and Multibus masters. The windows determine whether memory resources on the Multibus or on the local bus will be addressed when an address is generated by a master. These windows are illustrated in Figure 1-4 of the prior chapter. Three choices of windows are available for local-bus masters, and four choices are available for Multibus masters.

This scheme of windowing is intended to facilitate communication across the Multibus interface with either 8-bit or 16-bit microprocessor boards on the Multibus. It also tends to minimize the amount of physical memory chips needed for high-address communication. A small and large window are available in both directions.

The small window is generally intended for interprocessor communication. On the Multibus side, this window falls within the 64-kilobyte address space of 8-bit boards without interfering with the board's ability to access its own low-end or high-end operating memory. On the local-bus side, there will always be some RAM at the low end of the memory space where communication message buffers are located and Multibus masters will be able to access these locations.

The large window is generally intended for buffering of large I/O devices, such as tape drives. The method used for shifting the window across the Multibus interface simply involves forcing the high-order address bits one way or another.

2–26 07/83


#### PRINTER INTERFACE


An 8-bit parallel Centronics-type printer interface is provided through a 25-pin D-type male connector on the mainframe enclosure. The interface outputs ASCII data from a memory buffer using the low byte of the MEM bus and I/O port 50 (80). It will accommodate both buffered and non-buffered printers that use the Centronics signaling format. A 4-bit Printer Status Register (PSR) is also available for reading status through port 50 (80).


The pinout for the 25-pin connector, which carries signals for both the data output, status input and control signals, is shown in Figure 2-37.


<u>Pin</u>	Signal	Source
1	Data bit 0	Mainframe
2	Data bit 1	Mainframe
3	Data bit 2	Mainframe
3 4 5 6	Data bit 3	Mainframe
5	Data bit 4	Mainframe
	Data bit 5	Mainframe
7 8	Data bit 6	Mainframe
8	Data bit 7	Mainframe
9	Ground	
10	Ground	
11	Ground	
12	Ground	
14	Strobe (DATA STROBE/)	Mainframe
15	Ground	
16	Acknowledge (ACKNLG/)	Printer
17	Printer Busy (BUSY)	Printer
21	No Paper (PE)	Printer
22	Select (SLCT)	Printer
25	Ground	


Figure 2-37. Printer Connector Pinout















## NOTES: UNLESS OTHERWISE SPECIFIED

1. RESISTANCE VALUES ARE IN OHMS, 1/4 W 5 %
2. COMPACITANCE VALUES ARE IN PICOFARADS.
3. ALL DEVICES ARE STANDARD 16/4, 8 \$ 16 AND 10 \$ 20 GROUND \$ POWER CONNECTIONS.
4 ALL DIODES ARE TYPE FLV 560.

REF. PES.	DEVICE TYPE	+5V	GND	+12	1-12
5A- 22A 3B - 22B 5C- 22C 5O- 22D	4160-4	8	10		
4F	280A-SIO/2	9	31		
10	8251	26	4		
3H,3G	1488		7	14	

SPARE GATES					
REF DESIG.	DEVICE TYPE	NO. OF GATES			

REFERENCE DE	ESIGNATION
	·
LAST USED	NOT USED
RPT	
0.5.4	
R34	
C 181	C109-C136
JP4	
LR6	
Y1	
./5	11 12
J∋	1 71-72



EX CODE
2 (146)
C (140)
E (158)
X (160+X)
X (176+X)

"Reset" cancels the Echo mode (if enabled), turns off all the LEDs, waits for any bytes in the keyboard buffer to be sent out and then initiates a new scan.

"CheckROM" computes a checksum of the 8048 ROM and sends it to the processor.

"Echo" causes the 8048 to send back all subsequent 256 input bytes verbatim (excluding the LED commands, which are interpreted as usual but do not cancel the Echo mode) until one of those bytes is 92 (146) or 80 (128), which are interpreted as Reset or CheckROM commands.

"LED03" and "LED47" write the bit pattern specified by 'X' to LEDs 0-3 and 4-7, respectively. 'X' is the bottom nibble of the command byte.

#### **OPERATION**

The 8048 scans the keyboard by generating a series of row address (pins 21-24) and monitoring the state of the column lines (pins 27-34). Chip IC6 demultiplexes the row addresses and drives the corresponding row lines in the keyboard array.

Crystal Y36 and the number of program steps involved in the 8048's UART operations determine the baud rate, which is 1221 baud, the same as that of the 8251A USART in the mainframe.

DATA IN is buffered by a Schmitt trigger inverter, whose hysteresis helps ensure good noise immunity. DATA OUT comes from an open-collector TTL gate, which has an external 1K pullup resistor.

## CONTENTS: Volume 2

10.	Video Monitor (CRT)	
	Functional description.  Operation by circuit block.  Horizontal deflection.  Vertical deflection.  Bias supply and dynamic focus.  Video amplifier.  Power.  Adjustment procedures.  Connector pin list.  Potentiometers.	10-1 10-2 10-2 10-2 10-2 10-4 10-6 10-6
11.	Console Switches	
	Function References Connectors LED indicator	11-1 11-3 11-3
12.	Power Supply	
	Functional description	12-3 12-3 12-4 12-5 12-5
13.	Communications I/O Processor Board	
	Functional description and software interfaces  Controller processor  Local memory space  Multibus master  Stacker/destacker  Multibus interrupts  Line interface  Local DMA  Operation by logic block  The 8085A CPU  Local I/O  Direct memory access  DMA interchange logic  Dynamic RAM  Dynamic RAM  Dynamic RAM control  ROM/EPROM	13-1 13-3 13-3 13-3 13-6 13-6 13-1 13-1 13-1 13-1 13-1
	Ready logic	13


Contents: Volume 2 iii

	Control signal logic.  Multibus stacker/destacker.  Multibus register.  Multibus address drivers.  Multibus interrupts.  Multibus master control.  SIO clock generation.  SIO USART.  Programmable interval timer.  Clock detection.  Line interface.  AC characteristics.  DC characteristics.  References.  Connector pin list.  Connector P1.  Connector P2.  Device pin functions: 8085A microprocessor.  Device pin functions: 8257-5 DMA controller.  Device pin functions: 8202A Dynamic RAM  controller.  Device pin functions: Z80A SIO/2	13-18 13-19 13-19 13-19 13-20 13-21 13-22 13-22 13-23 13-47 13-47 13-47 13-47 13-47
	communications controller	13-65
	Device pin functions: 8253 programmable	10 70
	interval timer	13-72
14.	Multiline Communications Processor Board	
	Overview	14-1
	Introduction	14-1
	General description	14-1
	Communications capabilities	14-2 14-4
	Architecture	14-4
	Introduction	14-5
	Memory mapping	14-5
	Local map	14-5
	CT-BUS and Multibus mapping	14-6
	Bus interfaces	14-6
	Memory components	14-8
	Erasable programmable read-only memory	14-8
	I/O memory	14-8
	Random access memory	14-11
	Interrupts	14-11
	Local	14-11
	Multibus  Switch selection	14-12 14-12
	Programmable board components	14-12
	Central processing unit	14-12
	Device controllers	14-12

Clock-ge	enerator logic	14-26
Sys	stem clock	14-26
Pro	cessor clock	14-26
Dyn	namic RAM controller clock	14-26
	munications clock	14-45
	processing unit logic	14-45
	S5A-2 CPU logic	14-45
	tialization logic	14-45
	dy logic	14-45
	errupt logic	14-48
	erface logic	14-50
	cal address bus	14-50
	cal data bus	14-50
	tibus address/data bus	14-51
	.ogic	14-52
	namic RAM and RAM control	14-52
	ROM	14-56
	control logic	14-56
	decoder	14-56
	ogrammable MPSC	14-58
	ogrammable interval timer	14-59
	ne I/O interconnect wirelist	14-61
		1. 01
_		_
Glossary	••••••	A-1
Appendix A.	IEEE 796 (Multibus) Standard	B-1
Appendix B.	Environmental Characteristics	C-1
Appendix C.	Workstation Switch and Jumper Settings	D-1
Appendix C.	workstation switch and Jumper Settings	D-1
Appendix D.	Monitor Form of the IWS Workstation	E-i
Transfer Land		
Appendix E.	<pre>IWS Workstation Bootstrap ROMs</pre>	F-i
	•	
Appendix F.	IWS Graphics Control Board	G-1
= <b>-</b>	-	
Appendix G.	Updated IWS Schematics	H-1

## LIST OF FIGURES

10-1	CRT-Display Block Diagram	10-3
10-2	CRT-Deflection Schematic	10-9
10-3	CRT-Deflection Assembly Drawing	10-11
11-1	Switch and Fuse Locations	11-2
11-2	Console Schematic	11-4
11-3	Console Assembly Drawing	11-5
12-1	Adjustment Potentiometers	12-6
12-2	Power Supply Wiring Diagram	12-7
13-1	Local Memory Space	13-2
13-2	Multibus Address	13-4
13-3	Multibus Interrupt Level Selection	13-5
13-4	Multibus Controller Port Selection	13-7
13-5	Baud Rate Clock Selection	13-8
13-6	Communications I/O Processor Block Diagram	13-10
13-7	8085A CPU	13-54
13-8	8257-5 DMA Controller	13-60
13-9	8202A Dynamic RAM Controller	13-64
13-10	Z80A SIO/2	13-71
13-11	8253 Programmable Interval Timer	13-74
13-12	Communications I/O Processor Schematic	13-75
13-13	Communications I/O Processor Asssembly Drawing	13-87
14-1	MLCP Block Configuration	14-2
14-2	MLCP Slave Relationship	14-3
14-3	Local MLCP Memory Space	14-6
14-4	MLCP Board Address Mapping	14-7
14-5	MPSC Hierarchy (Each Channel)	14-17
14-6	MLCP Block Diagram	14-27
14-7	MLCP Board Schematic	14-29
14-8	Multiline Controller RAM Read Cycle	14-53
14-9	Multiline Controller RAM Write Cycle	14-54
14-10	Multiline Controller Memory Compatibility	14-55
LIST OF	TABLES	
14-1	Local I/O Memory Allocation	14-9
14-2	Multibus Interrupt Level Selection	14-13
14-3	Multibus/CT Address Segment Selection	14-13
14-4	8085A-2 Functions	14-46



#### APPENDIX C

## WORKSTATION SWITCH AND JUMPER SETTINGS

## CPU BOARD SWITCHES

The functions of each of the switches on the CPU board are listed below.

sl Bit	On	Off		
1 2 3 4	4 MHz DMA no wait states not used 5 MHz 8086	5 MHz DMA one wait state not used 3.3 MHz 8086		
S2				
1 2 3	Multibus-to-CT window at 512K not used not used	no Multibus-to-CT window at 512K not used not used		
4	no Multibus-to-CT	Multibus-to-CT		
S3	window at 32K	window at 32K		
1	CT-to-Multibus window at 512K	CT-to-Multibus window at 768K		
2	CT-to-Multibus window at 768K	CT-to-Multibus window at 512K		
3	CT generates CCLK-	external CCLK- generation		
4	CT generates BCLK-	external BCLK- generation		
S4 (for use with 16K I/O Memory board and CPU board numbers 60-00002-00 or 60-00036-00)				
1	640K RAM total	256K RAM total 384K RAM total 512K RAM total		
2	-	256K RAM total 384K RAM total 512K RAM total 640K RAM total		
3	256K RAM total 512K RAM total	384K RAM total 640K RAM total		
4	256K RAM total 384K RAM total	512K RAM total 640K RAM total		

S4 (for use with 16K I/O Memeory board and CPU board number 60-00110-00)

1	_	384K	RAM	total
2	_	384K	RAM	total
3	-	384K	RAM	total
4	384K RAM total		_	

S4 (for use with 64K I/O Memory board with 384K of RAM and CPU board number 60-00110-00)

1			total total		 total total
2	384K	RAM	total		

768K RAM total

640K RAM total

3 384K RAM total 768K RAM total 512K RAM total 640K RAM total

4 384K RAM total 640K RAM total 512K RAM total 768K RAM total

S4 (for use with 64 K I/O Memory board with 512 K of RAM and CPU board number 60-00110-00)

1	768K	RAM	total	512K	RAM	total
				1 Mb	RAM	total*

2 512K RAM total

768K RAM total 1 Mb RAM total\*

3 512K RAM total 768K RAM total 1 Mb RAM total\*

4 512K RAM total 768K RAM total 1 Mb RAM total\*

Note: For 1 Mb of RAM, also set

s3	switch	1	to	off	S6	switch	1	to	on
S3	switch	2	to	on	S6	switch	2	to	off
S3	switch	3	to	on	S6	switch	3	to	on
53	switch	4	tο	on	S6	switch	4	to	on

<sup>\*</sup> See Figure 2-9 in Section 2.

	1 2 3 4	2732 PROMs 2716 PROMs not used not used	2716 PROMs 2732 PROMs not used not used
S6			
	1 2 3	no PROM board PROM board no CT-to-Multibus access CBRQ- always asserted	PROM board no PROM board CT-to-Multibus access enabled CBRQ- from Multibus master

# CPU BOARD JUMPERS

For workstations without 8087 coprocessors, a jumper from TP6 to ground must be installed. If an 8087 is used, there must be no jumper installed.

# FACTORY CONFIGURATION 3

The following configuration constitutes a Channel A cluster RS-422 and Channel B RS-232 workstation with 2732 bootstrap ROMs. It is the Convergent factory setting for workstations with the following serial numbers:

8131B-00400 and up.

<u>bit</u>	CPU					
	<u>s1</u>	<u>s2</u>	<u>s3</u>	<u>s4</u>	<u>ss</u>	<u>s6</u>
1	on	off	on	*	on	off
2	on	off	off	*	off	on
3	off	off	on	*	off	off
4	on	on	on	*	off	on

<sup>\*</sup> See switch S4 on p. D-l for the settings for different memory boards.

		I/O Memory	
bit	<u>s1</u>	<u>s2</u>	<u>s3</u>
1	off	on	on
2	on	on	off
3	off	on	off
4	on	on	off
5	off	on	
6	off	on	
7	on	on	
8	on	on	

CPU jumper TP6 to ground is installed.

I/O-Memory jumper E-F is installed.

I/O-Memory jumper plugs JPl and JP3 are installed; JP2 and JP4 are not installed.

RAM expansion jumper A-C is installed.

Bits 1-8 of motherboard switch U3 are On.

		·	

# CONTENTS: APPENDIX D

OVERVIEW	E-1
Video Monitor	E-1
CRT, CRT Deflection Board,	
and Speaker	E-4
Monitor Buffer Board	E-4
Monitor Cable Assembly	E-5
Keyboard	E-7
Electronics Assembly	E-7
Main Motherboard	E-12
Multibus Motherboard	E-39
Bus Access Priority Logic	E-39
Multibus Motherboard Wire List	E-40
I/O Extender Board	E-53
Multibus	E-68
Dual-Bus Architecture	E-68
Multibus Structure	E-68
Multibus Interface	E-70
Multibus Master Access	E-70
Multibus Master Mode	
I/O Addressing	E-71
Master Access Memory Mapping	
and Switch Settings	E-71
Multibus Slave Access	E-72
Slave Access Memory Mapping	
and Switch Settings	E-74
_	
GUIDELINES FOR CUSTOM HARDWARE APPLICATIONS	E-76
Introduction	E-76
Multibus Applications for the	
Monitor Form	E-76
Assembling the Monitor Form	
of the IWS Workstation	E-77
Bulkhead Hardware	E-77
Bulkhead Sheet Metal	E-79
Design Notes	E-89
Cabling and Cable Design	E-89
Special Requirements	E-96
Multibus Applications Example	E-98

# LIST OF FIGURES

Figure	D-1.	Monitor Form of the IWS Workstation	E-2
Figure	D-2.	Video Monitor Case	E-3
Figure	D-3.	Video Monitor Block Diagram	E-4
Figure	D-4.	Monitor Buffer Board Schematic	E-5
Figure	D-5.	Electronics Enclosure for the Monitor	
_		Form of the IWS Workstation (Front View)	E-9
Figure	D-6.	Electronics Enclosure for the Monitor	
		Form of the IWS Workstation (Rear View)	E-10
Figure	D-7.	Power Supply Wiring Diagram	E-11
Figure	D-8.	Main Motherboard Termination and	
		Console Switch Circuitry	E-13
Figure	D-9.	Front Panel of the Monitor Form Electronics	
		Enclosure Removed, Allowing Access	
		to Boards	E-16
Figure	D-10.	Main Motherboard Connector Locations	E-16
Figure	D-11.	Multibus Priority Resolution Logic	E-39
Figure	D-12.	Multibus Motherboard Connector Locations	E-41
Figure	D-13.	I/O Extender Board Connector Locations	E-54
Figure	D-14.	I/O Extender Board Ul Mode Selector	
		Switch Circuitry	E-55
Figure	D-15.	Multibus Master-Slave Relationship	E-69
Figure	D-16.	Memory Mapping	E-72
Figure	D-17.	<pre>1M-byte Address Space Memory Allocation</pre>	E-74
Figure	D-18.	Back Panel with Bulkheads Installed	E-78
Figure	D-19.	One-Card-Wide Bulkhead Design Drawing	
		(Standard Bulkhead Panel)	E-80
Figure	D-20.	Three-Card-Wide Bulkhead Design Drawing	E-81
Figure	D-21.	Machine Screw #8-32 X 1/4" SEM	E-82
Figure	D-22.	Standoff Bushing	E-83
Figure	D-23.	Screwlock Assembly	E-84
Figure		1/8 Rivet	E-85
Figure		1/4 Turn Retainer	E-86
Figure		SEM Screw #4-40 X 3/8"	E-87
Figure		Bulkhead Grounding Clip	E-88
Figure	D-28.	Ribbon Cable Assembly with D-Type	
		Connector and Ground Plane	E-90
Figure	D-29.	Ribbon Cable Assembly	E-91
Figure	D-30.	Multibus Service Loop Example A	E-93
Figure		Multibus Service Loop Example B	E-94
Figure		Multibus Service Loop Example C	E-95
Figure		Multibus Card Retainer	E-97
Figure	D-34.	Comm IOP Board Assembly	E-99
Figure	D-35.	SEM Screw #4-40 X 1/4"	E-101

# LIST OF TABLES

Table	D-1.	Video Cable Wire List	E-6
Table	D-2.	Keyboard Cable Wire List	E-7
Table	D-3.	Power Supply Wire List	E-12
Table	D-4.	Main Motherboard Connectors	E-17
Table	D-5.	Main Motherboard Wire List	E-18
Table	D-6.	Multibus Motherboard Connectors	E-40
Table	D-7.	Multibus Motherboard Wire List	E-42
Table	D-8.	I/O Extender Board Connectors	E-55
Table	D-9.	I/O Extender Board Wire List	E-56

### APPENDIX D: MONITOR FORM OF THE IWS WORKSTATION

#### **OVERVIEW**

The monitor form of the IWS workstation is a different version of the IWS workstation with a larger capacity for Multibus boards. The monitor form is designed for use with custom applications requiring up to five Multibus board slots, as opposed to the two Multibus slots provided with standard IWS workstations. Because of the monitor form's design, it is useful in a variety of applications where desk-top space is at a minimum and great Multibus versatility is required.

This appendix describes the monitor form components and explains how boards are inserted and removed from the electronics enclosure. It also contains an overview and description of Multibus and provides the user with instructions and information for designing custom Multibus applications for the monitor form.

Differences between the monitor form and the standard IWS workstation are:

- o The desktop portion of the IWS consists only of a video monitor and does not have the added "lectern" assembly found on standard IWS workstations. This arrangement allows the monitor form to take up less room on the desk top than the standard IWS workstation.
- o The workstation boards and power supply are contained in a floor-standing, instead of a desktop, enclosure.
- o The monitor form electronics enclosure contains five Multibus slots, three more slots than contained in a standard IWS workstation.

Figure D-1 shows the video monitor, detachable keyboard, and electronics enclosure for the monitor form of the IWS workstation.

#### Video Monitor

The video monitor converts video signals into a visible display, controls the workstation speaker circuitry, and buffers signals between the keyboard and video monitor enclosure.




Figure D-1. Monitor Form of the IWS Workstation.

The video monitor case, shown in Figure D-2, contains a 15-inch CRT, the CRT Deflection board, a high-voltage power supply, the Monitor Buffer board, the monitor cable assembly, and a speaker. Figure D-3 contains a block diagram of the video monitor circuitry, which is described below.




Figure D-2. Video Monitor Case.




Figure D-3. Video Monitor Block Diagram.

CRT, CRT Deflection Board, and Speaker

The CRT and CRT Deflection board are identical to those found in the standard workstation and explained in Section 10, "Video Monitor (CRT)." The monitor form speaker is also identical to the speaker in the standard workstation, but it is located in the front right-hand section of the monitor base (see Figure D-2) and wired to the Monitor Buffer board instead of the motherboard.

# Monitor Buffer Board

The Monitor Buffer board buffers the keyboard signals, connects the remote keyboard and speaker to the electronics box, and generates a regulated +5 V dc from a +12 V-dc input.

A schematic of the Monitor Buffer board is shown in Figure D-4. The schematic shows Ql as a three-terminal fixed 5-V dc regulator that supplies power to the keyboard via pins 6 and 7 of connector Jl. Buffer Ul drives the keyboard




Figure D-4. Monitor Buffer Board Schematic.

signals KBDO-, BINIT- (to the keyboard), and KBDI- (from the keyboard). Resistor pack RPl provides 230/330 ohm split termination on these lines. The AUDIO+ signal to the speaker is diode terminated with CRl and CR2 to prevent under- and overvoltage protection.

# Monitor Cable Assembly

As shown in Figure D-3, signals from the electronics enclosure are carried through the monitor cable assembly to the video monitor case. The monitor cable assembly, as shown, contains both the video cable and the keyboard cable. The video cable carries video and synchronization information to the monitor; the keyboard cable carries the speaker signals, and signals and power to the keyboard.

Both cables in the monitor cable assembly are enclosed within a single plastic outer sleeve. The monitor cable is 11 ft long and is wired to a single 37-pin D-type connector that plugs into the electronics enclosure monitor socket.

The video cable is wired to a 20-pin D-type connector that plugs into the CRT Deflection board, and the keyboard cable is wired to a 10-pin D-type connector that plugs into the front of theMonitor Buffer board base front. Wire lists for video and keyboard cable connectors are shown in Tables D-1 and D-2. For more information, see Section 10, "Video Monitor (CRT)."

Table D-1. Video Cable Wire List.

37-Pin Monitor Form Connector	Signal <u>Name</u>	Wire <u>Color</u>	20-Pin Electronics Enclosure Connector
1	VIDEOA+	yellow	10
2	VIDEOA-	white/yello	ow 9
20	VIDEOA (shield)	(return)	8
21	VIDEOB+	black	12
22	VIDEOB-	white/black	k 13
3	VIDEOB (shield)	(return)	11
6	HORDR+	grey	5
7	HORDR-	white/grey	4
5	HORDR (shield)	(return)	3
25	VERDR+	brown	16
26	VERDR-	white/brown	n 17
24	VERDR (shield)	(return)	15
9	+32V	red	2
10	-32V	blue	1
29	+12V	orange	20
27	CRTOK	green	18
	polarizing plug		14

Keyboard Cable Wire List. Table D-2. 37-Pin 10-Pin Monitor Electronics Form Signal Wire Enclosure Connector Name Color Connector 17 12V white 1 36 2 polarizing black pluq 16 KBDOred 3 35 KBDO RETURN brown 4 5 15 RESET+ blue 34 RESET RETURN green 6 7 14 KBDIvellow 33 8 KBDI RETURN orange 13 SPKR+/AUDIO+ violet 9 32 SPKR RETURN 10 grey

# Keyboard

The monitor form of the IWS workstation uses the same keyboard as a standard IWS workstation. The keyboard is explained in Section 9, "Keyboard." Signals from the electronics assembly are sent to the video monitor, and then to the keyboard via the monitor cable assembly, described above. The keyboard wire list is given in Table D-2.

### Electronics Assembly

The electronics assembly, shown in Figures D-5 and D-6, is 26 in high, 8 in wide, and weighs 55 lb. It contains the workstation's electronics boards, the power supply, five Multibus slots, and two fans.

The control panel on the front of the electronics assembly contains the power switch, the power indicator, and the reset button, as shown in Figure D-1.

The power switch allows the operator to control both the floor-standing electronics enclosure and the video monitor. When the power switch is ON, the power indicator is lit, and the workstation

electronics, video monitor, and keyboard are powered up. The reset button allows an operator to reset the system workstation manually. These two switches, shown in Figure D-1, are explained in Section 11, "Console Switches."

As shown in Figure D-5, the power supply and cooling fans are located in the top half of the assembly. The 262-W power supply has a higher capacity than the power supply in a standard IWS workstation. Twenty watts are available to each board, allowing operation of up to five Multibus boards in any range of user applications. power supply wiring diagram is shown in Figure D-7 and Table D-3 contains the power supply wire list.

There are three main boards in the electronics assembly: the Multibus motherboard, the I/O Extender board, and the Main motherboard These three boards, their contents, and interfaces are explained in the following subsections.




Figure D-5. Electronics Enclosure for the Monitor Form of the IWS Workstation (Front View).




Figure D-6. Electronics Enclosure for the Monitor Form of the IWS Workstation (Rear View).




Figure D-7. Power Supply Wiring Diagram.

Table D-3. Power Supply Wire List.

Conne	ector Jl	Connec	Connector J2			
<u>Pin</u>	Signal	<u>Pin</u>	Signal			
1 2 3	GND NEUT LINE	1 2 3 4	LINE NEUT LINE NEUT			

### Connector J3

<u>Pin</u>	Signal	Pin	Signal
Pin  1 2 3 4 5 6 7 8 9 10	#5 V #5 S #5 V GND #12 V #12 V #5 V #12 V GND #5 V	Pin  13 14 15 16 17 18 19 20 21 22	Signal  GND +32 V GND S.F.O. GND -5 V GND +5 V GND +5 V
11 12	GND -32 V	23 24	GND GND
12	32 V	24	GLID

#### Main Motherboard

The Main motherboard contains terminations for Multibus lines and circuitry for the control panel switches, as shown in Figure D-8. The Main motherboard also accommodates the following standard IWS workstation boards:

- o the CPU board
- o the I/O Memory board
- o the Video Control board
- o the RAM Expansion board

These boards are described in Sections 4 through 8 of this manual and can be inserted and removed from the Main motherboard when the front panel of

the electronics assembly is removed, as shown in Figure D-9. One slot is provided for each board.

The Main motherboard also contains connectors for the I/O Extender board and the power supply. The I/O Extender board acts as an interface between the Main motherboard, the Multibus motherboard, and the rear panel (containing peripheral and RS-232-C connectors). Figure D-10 shows connector locations on the Main motherboard.




Figure D-8a. Main Motherboard Termination and Console Switch Circuitry.

Figure D-8b. Main Motherboard Termination and Console Switch Circuitry.




Figure D-8c. Main Motherboard Termination and Console Switch Circuitry.




Figure D-9. Front Panel of the Monitor Form Electronics Enclosure Removed, Allowing Access to Boards.




Figure D-10. Main Motherboard Connector Locations.

Table D-4 lists Main motherboard connectors, a source or destination for each, and the number of pins for each connector. Table D-5 lists all signals found on the Main motherboard.

Table D-4. Main Motherboard Connectors. Number Board Pins 80 P1 RAM Expansion board Processor board P2 80 Processor board 120 P3 P4 I/O Memory board 80 I/O Memory board P5 120 Video Control board P6 80 Video Control board P7 20 Power Cable 24 P8 Video Monitor Cable 68 Р9 P10 Reset Button 2 P11 Power On Switch 2 I/O Extender board Jl 120

I/O Extender board

J2

80

Table D-5. Main Motherboard Wire List. (Page 1 of 21)

Ctr*	Signa	l and P	in Numb	ers					 
	+5V	+5V	+5V	+5V	+5V	+5V	+5V	+5V	
P1	1	2	3	4	77	78	79	80	
P2					77	78	79	80	 
P3	1	2	3	4					
P4					77	78	79	80	
P5	1	2	3	4					
P6	1	2	3	4	77	78	79	80	
P <b>7</b>									
P8	1	2	3	10	18	20	22	7	
P9									
P10									
Jl									
J2									
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

Ctr	Signal	and Pin	Numbers					
	+12V	+12V	+1 <i>2</i> V	+12V	-12V	-12V	-12V	
Pl	67	68	69	70	5	6	73	
P2	67	68	69	70				
P3					5	6		
P4	67	68	69	70			73	
P5					5	6		
P6	67	68	69	70	5	6		
P7	34							
P8	5	6			8			
P9	20	33						

P10 Jl

J2

J3

J4

P11

P12

P13 P14

P15

P16

\* Ctr = connector

Table D-5. Main Motherboard Wire List. (Page 2 of 21)

Ctr	Signal and Pin Number							
	-12V	+3 <i>2</i> V	-32V	78 KHZ+	ACK-	AD10-		
P1	74							
P2				13				
P3						26		
P4	74			13				
P5					86			
P6								
P <b>7</b>								
P8		14	12					
P9		17	19					
P10								
Jl						94		
J2					53			
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Ctr		and Pin N					
	AD11-	AD12-	AD13-	ADRO-	ADR1-	ADR2-	
Pl							
P2							
P3	28	30	32	102	101	100	
P4							
P5							
P6							
P7							
P8							
P9							
P10							
Jl	90	86	82	32	34	36	
J2							
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Table D-5. Main Motherboard Wire List. (Page 3 of 21)

Ctr	Signal and Pin Number								
	ADR3-	ADR4-	ADR5-	ADR6-	ADR7-	ADR8-			
Pl									
P2	00	00	07	06	04	02			
P3	99	98	97	96	94	93		***************************************	
P4									
P5									
P6 P <b>7</b>									
P8									
P9									
P10									
Jl	38	40	42	44	46	48			
J2									
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

Ctr		and Pin N						
	ADR9-	ADRA-	ADRB-	ADRC-	ADRD-	ADRE-	ADRF	
Pl	92	91	90	89	88	87	86	
P2								
P3								
P4								
P5								
P6								
P <b>7</b>								
P8								
P9								
P10								
J1	50	52	54	56	58	60	62	
J2	<del></del>							
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								
110								

Table D-5. Main Motherboard Wire List. (Page 4 of 21)

Ctr	Signal and Pin Number								
	AUDIO+	BCLK-	BD1RAM-	BD2RAM-	BEOP-	BHEN-	BMR		
Pl				9					
P2			4	3					
P3		9				24			
P4	17		4		8		76		
P5									
P6									
P <b>7</b>									
P8									
P9	25								
P10									
Jl		114				92			
J2					74		80		
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

Ctr	Signal	and Pin Nu	mber					
	BPRNO	BREQO-	BUSO+	BUS1+	BUS2+	BUS3+	BUS4+	BUS5+
Pl								
P2								
P3	11	14						
P4								
P5			94	99	96	100	97	101
P6								
P7								
P8								
P9								
P10								
Jl	118	120						
J2 J3			61	67	63	66	62	68
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 5 of 21)

Ctr	Signal and Pin Number									
	BUS6+	BUS7+	BUS8+	BUS9+	BUSA+	BUSB+	BUSC+			
Pl										
P2 P3										
P3 P4										
P5	98	102	107	111	106	110	104			
P6										
P <b>7</b> P8										
P9										
P10										
Jl	<i>C</i> 1	70	70	70	70	70	71			
J2 J3	64	70	72	79	73	78	71			
J4										
P11										
P12										
P13										
P14 P15										
P16										

Ctr	Signal	and Pin N	lumber					
	BUSD+	BUSE+	BUSF+	BUSY-	CASO-	CAS1-	CAS2-	
Pl								
P2					22	21	20	
P3				13				
P4					22	21	20	
P5	109	103	108					
P6								
P7 P8								
P9								
P10								
J1				112				
J2	77	69	76					
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								
		****						

Table D-5. Main Motherboard Wire List. (Page 6 of 21)

<u>Ctr</u>	Signal	Signal and Pin Number									
	CAS3-	CAS4-	CAS5-	CAS6-	CAS7-	CBRQ-	CCLK-				
Pl		22	21	20	19						
P2	19	18	17	16	14						
P3						27	29				
P4	19										
P5											
P6											
P7											
P8											
P9											
P10											
<u>J1</u>						88	84				
J2											
J3											
J4											
Pll											
P12											
P13											
P14											
P15											
P16											

Ctr		and Pin Numb					
	CNTRL-	COLMPX-	COMMTIMING	CRTOR-	CTSA+	CTSB+	
Pl		12					
P2		6	75				
P3							
P4		6	75				
P5	88				12	24	
P6							
P7				16			
P8							
P9				16			
P10							
Jl							
J2	54				30	9	
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Table D-5. Main Motherboard Wire List. (Page 7 of 21)

	DATO-	DAT1-	DAT2-	DAT3-	DAT4-	DAT5-	DAT6-	
P1								
P2								
P3	120	119	118	117	116	114	113	
P4								
P5								
P6								
P7								
P8								
P9 P10								
Jl	2	4	7	6	8	10	12	
J2	4	- <b>T</b>					12	
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								
Ctr	Simal	and Pin N	imber					

Ctr	Signal	and Pin N	lumber					
	DAT7-	DAT8-	DAT9-	DATA-	DATB-	DATC-	DATD-	
Pl								
P2						105		
P3	112	111	110	109	108	107	106	
P4								
P5								
P6								
P7								
P8								
P9								
P10	3.4	1.0	3.0	••		0.4	0.0	
<u>J1</u>	14	16	18	20	22	24	26	
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 8 of 21)

Ctr	Signal	and Pin N	Tumber				
	DATE-	DATF-	DCDA+	DCDB+	DCIRDY+	DISKACK-	
Pl							
P <b>2</b>							
P3	104	103			56	49	
P4					<b></b>	4.0	
P5			22	31	56	49	
P6							
P <b>7</b>							
P8							
P9							
P10							
Jl_	28	30					
J2			22	12			
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Ot as	G:1	J Dia Made					
Ctr		d Pin Numb		DDEIO	DODAL	Dabbi	DEDAL
	DISKRQ+	DMACS-	DMACTCS-	DREQ-	DSRA+	DSRB+	DTRA+
Pl							
P2							
P3	50	59	58				
P4							
P5	50	59	58	69	16	29	21
P6							
P <b>7</b>							
P8							
P9							
P10							
J1							
J2				51	29	10	28
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P15							
PTO							

Table D-5. Main Motherboard Wire List. (Page 9 of 21)

Ctr	Signal and Pin Number									
	DTRB+	ENBL-	EOP-	FASTIO+	GACCS-	GND	GND			
Pl						7	8			
P2						5				
P3			77	57		7	8			
P4					18	5				
P5	33	52	77	57		7	8			
P6			11		12	7	8			
P7						2	5			
P8						4	9			
P9						2	5			
P10										
Jl						1-5	9 <b>-</b> 119			
J2	11	52				5	15			
J3										
J4										
P11										
P12										
P13										
P14										
P15										
P16										

Ctr	Signa	1 and	Pin Numb	er						
	GND	GND	GND	GND	GND	GND	GND	GND	GND	
Pl	15	25	35		45		55	65	66	
P2	15	25	35		45		55	65	66	
P3	15	25	35		45		55	65		
P4	15	25	35		45		55	65	66	
P5	15	25	35		45		55	65		
P6	15	25	35	43	45	47	55	65	66	
P7	9	10	15	17	18	19	20	65		
P8	11	13	15	17	19	21	23	24		
P9	10	9	15	18	26	28	30	32		
P10										
Jl										
J2	25	35	45	55	65	75				
J3										
J4										
P11										
P12										
P13										
P14										
P15										
P16										

Table D-5. Main Motherboard Wire List. (Page 10 of 21)

Ctr	Signa	l and P	in Numbe	er					
	GND	GND	GND	GND	GND	GND	GND	GND	
Pl	71	72							
P2	71	72				Allinga, and the design angular affiliate daying an english			
P3			75	85	95	105	115		
P4 P5 P6	71	72							
P5			75	85	95	105			
P6	71	72					115	18	
P7 P8									
P9									
P10									
Jl									
J2									
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

Ctr	Signal and Pin Number								
	GND	GND	HIP+	HORDR+	HORDR-	INH1-	INH2-	INIT	
<u>P1</u>			23						
P2			23						
P3									
P4			23						
P5									
P6	21	24							
P7				11	13				
P8									
P9				11	13				
P10									
Jl									
J2									
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

Table D-5. Main Motherboard Wire List. (Page 11 of 21)

Ctr	Signal	Signal and Pin Number										
	INRQ-	INTO-	INT1B-	INT2-	INT3-	INT4B-	INT5-	INT6-				
Pl												
P2												
P3		41	40	39	38	37	36	34				
P4												
P5	92		40		87	37						
P6												
P7												
P8												
P9												
P10		<i>c</i>		60	70		74	76				
<u>J1</u>		64		68	70		74	76				
J2	60											
J3												
J4												
P11 P12												
P12												
P13												
P14 P15												
P15												
L TO												

Ctr	Signal a	nd Pin Nu	mber					
	INT7B-	INTA-	IOBO+	IOB1+	IOB2+	IOB3+	IOB4+	
Pl								
P2								
P3	33	31	68	67	66	64	63	
P4								
P5	34		68	67	66	64	63	
P6								
P <b>7</b>								
P8								
P9								
P10								
<u>J1</u>		80						
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 12 of 21)

Ctr	Signal	and Pin N	umber				
	IOB5+	IOB6+	IOB7+	IOBCS+	ICCS-	IOR-	IORC-
Pl							
P2							
P3	62	61	60	53	70	54	18
P4					_		
P5	62	61	60	53	70	54	
P6						46	
P7							
P8							
P9							
P10							
Jl							104
J2							
J3							
J4							
Pll							
P12							
P13							
P14							
P15							
P16							

Ctr		and Pin	Number					
	IOW-	IOWC-	KBDI-	KBDO-	LAO+	LAl+	LA2+	
Pl	19				64	63	62	
P2					64	63	62	
Р3	76							
P4	76				64	63	62	
P5	14		41	46		-		
P6					64	63	62	
P <b>7</b>								
P8								
P9			27	31				
P10								
Jl	106							
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 13 of 21)

<u>Ctr</u>	Signal	and Pin	Number						
	LA2+	LA3+	LA4+	LA5+	LA6+	LA7+	LA8+	LA9+	
P1	62	61	60	59	58	57	56	54	
P2	62	61	60	59	58	57	56	54	
P3									
P4	62	61	60	59	58	57	56	54	
P5									
P6	62	61	60	59	58	57	56	54	
P7									
P8 P9									
P10									
J1									
J2									
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

						····		 
Ctr		and Pin N						
	LA10+	LAll+	LA12+	LA13+	LAA+	LAB+	LAC+	
P1	47	46	44	43	53	52	51	
P2	47	46	44	43	53	52	51	
P3								
P4	47	46	44	43	53	52	51	
P5								
P6					53	52	51	
P7								
P8								
P9								
P10								
J1								
J2								
J3								
J4								
Pll								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 14 of 21)

Ctr	Signal	and Pin	Number				
	LAD+	LAE+	LAF+	LBHEN+	LOP+	LPT SELECT+	
Pl	50	49	48		24		
P2	50	49	48		24		
P3				46			
P4	50	49	48		24	16	
P5							
P6	50	49	48				
P7							
P8							
P9							
P10							
J1							
J2						50	
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Ctr	Signal	and Pin	Number		<del></del>			
	LPT0	LPT1+	LPT2+	LPT3+	LPT4+	LPT5+	LPT6+	
Pl								
P2								
P3								
P4								
P5	117	112	118	113	120	114	119	
P6								
P7								
P8								
P9								
P10								
Jl	22	26	20	40	4.4	46	47	
J2 J3	33	36	39	43	44	46	47	
J4								
P11								
P12								
P13								
P14								
P15								
P16								
- <del></del>								

Table D-5. Main Motherboard Wire List. (Page 15 of 21)

Ctr	Signal	and Pin Num	ber				
	LPT7+	LPTACK-	LPTBUSY+	MB10-	MEMO+	MEM1+	
Pl	116				42	41	
P2					42	41	
P3				82			
P4			3		42	41	
P5		74		82			
P6					42	41	
P7							
P8							
P9							
P10							
Jl							
J2	48	37	41				
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Ctr		and Pin N						
	MEM2+	MEM3+	MEM4+	MEM5+	MEM6+	MEM7+	MEM8+	
P1	40	39	38	37	36	34	33	
P2	40	39	38	37	36	34	33	
P3								
P4	40	39	38	37	36	34	33	
P5								
P6	40	39	38	37	36	34	33	
P7								
P8								
P9								
P10								
Jl								
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 16 of 21)

Ctr	Signal	and Pin Nu	ımber				
	MEM9+	MEMA+	MEMB+	MEMC+	MEMCLK+	MEMD+	MEME+
Pl	32	31	30	29		28	27
P2	32	31	30	29		28	27
P3					73		
P4	32	31	30	29		28	27
P5					73		
P6	32	31	30	29	9	28	27
P7							
P8							
P9							
P10							
Jl							
J2							
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Ctr		and Pin						
	MEMF+	MR-	MRDC-	MW	MWINH-	MWTC-	NMI+	
Pl	26	10						
P2	26	1						
P3			16	48	80	17	71	
P4	26	1						
P5				48	80	110	71	
P6	26	10						
P <b>7</b>								
P8								
P9								
P10								
Jl			108					
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 17 of 21)

Ctr	Signal and Pin Number							
	NO PAPER+	ODDP+	PAREN-	PERINT-	PICCS-	PROMEXDC-		
Pl						11		
P2						8	_	
P3		51	84	79	72		•	
P4	2						-	
P5		51	84	79	72		_	
P6							-	
P <b>7</b>								
P8								
P9								
P10								
J1								
J2	49						_	
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

<u> </u>		1 5' 17 1					
Ctr		d Pin Numbe					
	RAHIWE-	RALOWE-	RARAS-	RDHIPEA-	RDLOPEA-	RDSTB-	
Pl	18	17	14				
P2	11	12	7				
P3				44	47		
P4 P5	11	12	7				
P5				44	47	93	
P6							
P7							
P8							
P9							
P10							
Jl							
J2						59	
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							
1 10							

Table D-5. Main Motherboard Wire List. (Page 18 of 21)

Ctr	Signal and Pin Number						
	RESET-	RFDONE-	RFGO-	RINGA+	RINGB+	RTSA+	RTSB+
Pl		13	16				
P2		10	9				
P3	83						
P4		10	9				
P5	83			23	32	20	36
P6	13						
P <b>7</b>							
P8							
P9							
P10							
Jl							
J2				24	13	26	7
J3							
J4							
P11							
P12							
P13							
P14							
P15							
P16							

Ctr	Signal	and Pin N	iumber					
	RXCA+	RXCB+	RXDA-	RXDB-	SELF-	SELW-	SFO	
P1								
P2								
P3							- 4	
P4							14	
P5	13	28	11	26	89	90		
P6								
P7 P8							16	
P9	<del></del>						10	
P10								
J1								
J2	18	8	16	4	57	56		
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-5. Main Motherboard Wire List. (Page 19 of 21)

Ctr	Signal	Signal and Pin Number						
	SPARE	SPARE	SIOACK-	SIORQ+	SRDA+	SRDB-	STDA+	
Pl								
P2	76							
Р3		22	42	43				
P4								
P5			42	43	17	30	18	
P6								
P <b>7</b>								
P8								
P9								
P10								
J1		96						
J2					14	6	17	
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Ctr		and Pin Num						
	STDB-	STROBE-	TO+	TCLK+	TCLK-	TEST	TXCA+	
P1								
P2								
P3			81			74		
P4								
P5	38	38	81	10	9		14	
P6								
P7								
P8								
P9								
P10								
J1	•	•		0.7	10		••	
<u>J2</u>	22	31		21	19		20	
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								
					···			

Table D-5. Main Motherboard Wire List. (Page 20 of 21)

Ctr	Signal and Pin Number							
	TXCB+	TXDA-	TXDB-	VERT DR+	VERT DR-	VIDA+		
Pl								
P2								
P3								
P4								
P5	27	19	39					
P6						_		
P7				12	14	1		
P8				7.0	- 4	_		
P9				12	14	1		
P10								
J1			_					
J2	1	23	3					
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Ctr		and Pin Num					
	VIDA-	VIDACK-	VIDB+	VIDB-	VIDRQ+	WAIT-	
Pl							
P2					2		
P3		78				52	
P4							
P5							
P6		17			16	44	
P <b>7</b>	3		4	6			
P8							
P9	3		4	6			
P10							
Jl							
J2							
J3							
J <b>4</b>							
P11							
P12							
P13							
P14							
P15							
216							

Table D-5. Main Motherboard Wire List. (Page 21 of 21)

<u>Ctr</u>	Signal	and Pin	Number
	WRSTB-	XACK-	
Pl			
P2			
P3		20	
P4			
P5	91		
P6			
P7			
P8			
P9			
P10			
Jl		100	
J1 J2 J3	58		
J4			
P11			
P12			
P13			
P14			
P15			
P16			

The Multibus motherboard, with one installed Multibus board, is shown in Figure D-6. Like the Main motherboard, the Multibus motherboard plugs into the I/O Extender board. It provides a back for the Multibus card cage and is an interface between Multibus boards and the rest of the workstation.

In addition to carrying signals and power for up to five Multibus boards, the Multibus motherboard contains Multibus priority resolution logic. This logic controls bus access priority for up to six Multibus masters, one of which is the workstation itself. Multibus masters are described in Section 2 "Functions and Interfaces." Bus access priority circuitry is shown in Figure D-11 and described below.

Bus Access Priority Logic. As shown in Figure D-11, encoder Ul determines whether one or more of the six Multibus request lines (BREQ0- through BREQ5-) are active, assigns a priority if more than one signal is active, and sends a binary




Figure D-11. Multibus Priority Resolution Logic.

code to U2, corresponding to either the active Multibus request line or the Multibus request line with the highest priority. U2 then asserts the corresponding Bus Priority In (BPRNO- through BPRN5-) signal. Bus request prioritization is assigned as follows:


<u>Line</u>	Priority
BREQO-	highest
BREQ1-	1
BREQ2-	
BREQ3-	
BREQ4-	₩
BREQ5-	lowest

Since the monitor form fits into the Multibus request structure, BREQO- is assigned to the monitor form of the IWS workstation, which is recognized as another Multibus board, while BREQ1- through BREQ5- are assigned to the J1 through J5 Multibus slots.

Multibus Motherboard Wire List. Figure D-12 shows connector locations on the Multibus motherboard. Table D-6 lists connectors, a source or destination for each, and the number of pins for Table D-7 lists all signals each connector. found on the Multibus motherboard. More information on Multibus can be found under "Multibus," below, and in Section 2," Functions and Interfaces."

Table D-6. Multibus Motherboard Connectors.

Number	Board	<u>Pin</u>
Pl	Power Supply	24, 24
Jl	Multibus Board	84
J2	Multibus Board	84
J3	Multibus Board	84
J4	Multibus Board	84
J5	Multibus Board	84
J6	I/O Extender Board	120



J1, J2, J3, J4, J5 **Multibus Board Slots** I/O Extender Board J6 **Power Supply** 

Figure D-12. Multibus Motherboard Connector Locations.

Ctr*	Signal	and Pi	n Numbe	rs					
	+5V	+5V	+5V	+5V	-10V	+12V	-12V	AD10-	
Pl								28	
P2									
23									
P4									
P5									
P6									
27									
P8									
P9									
P10	2 4 5	c 01	00 00	04	77 70	7.0	70.00	20	
<u>J1</u>	3,4,5	6,81	82,83	84	77,78	7,8	79,80	28	
J2	3,4,5	6,81	82,83	84	77,78	7,8	79,80	28 28	
J3 J4	3,4,5	6,81	82,83	84 84	77 <b>,</b> 78 77 <b>,</b> 78	7 <b>,</b> 8	79,80 79,80	<u>28</u>	
J5	3,4,5 3,4,5	6,81 6,81	82,83 82,83	84	77,78	7,8	79,80	28	
<del>J</del> 6		10,81	20,22	2	11,10	5,6	8	20	
P11	1,3,7	10,01	20,22			5,0			
P11 P12									
P12 P13									
P14 P15									
513									

P16

<sup>\*</sup> Ctr = connector

Table D-7. Multibus Motherboard Wire List. (Page 2 of 11) Ctr Signal and Pin Number AD12-AD13-ADRO-ADR1-ADR2-ADR3-AD11-32 36 40 90 88 86 84 Pl P2 Р3 P4 P5 P6 P7 P8 P9 P10 32 34 57 58 55 84 Jl 30 J2 30 32 34 57 58 55 84 <del>J3</del> 30 32 34 57 58 55 84 <del>J4</del> 30 32 34 57 58 55 84 J5 57 55 32 34 58 84 30 J6 P11 P12 P13 P14 P15

P16

Table D-7. Multibus Motherboard Wire List. (Page 3 of 11) Signal and Pin Number Ctr ADR4-ADR5-ADR6-ADR7-ADR8-ADR9-ADRA-P1 82 80 78 76 74 72 70 P2 Р3 P4 P5 P6 P7 P8 P9 P10 47 54 52 49 50 53 51 Jl 53 54 52 49 50 47 J2 51 53 52 49 50 47 54 51 <del>J</del>3 J4 53 54 51 52 49 50 47 J5 53 54 51 52 49 50 47 <del>J</del>6 P11 P12 P13 P14 ₽15 P16

Table D-7. Multibus Motherboard Wire List. (Page 4 of 11) Signal and Pin Number Ctr ADRB-ADRC-ADRE-ADRF-ADRD-BCLK-BHEN-68 61 62 8 P1 66 60 30 P2 P3 P4 P5 P6 P7 P8 P9 P10 <u>J1</u> <u>J2</u> 48 45 46 43 44 27 13 43 27 48 45 46 44 13 <del>J</del>3 48 45 46 43 44 13 27 27 **J4** 48 45 46 43 44 13 J5 48 45 46 43 44 13 27 <del>J</del>6 P11 P12 P13 P14 P15 P16

Table D-7. Multibus Motherboard Wire List. (Page 5 of 11) Ctr Signal and Pin Number BUSY-CBRQ-DATO-CCLK-DAT1-DAT2-DAT3-10 120 Pl 34 38 118 113 116 P2 Р3 P4 P5 P6 P7 P8 P9 P10 73 72 Jl 17 29 74 71 31 J2 73 17 29 31 74 71 72 J3 72 73 74 71 17 29 31 <del>J4</del> 17 29 31 73 74 71 72 J5 29 73 74 71 72 17 31 <del>J</del>6 P11 P12 P13 P14 P15 P16

tr	Signal	and Pin N	Jumber				
	DAT4-	DAT5-	DAT6-	DAT7-	DAT8-	DAT9-	DATA-
21	114	112	110	108	106	104	102
2							
4							
25							
26							
27							
8							
9							
210	60	70	<i>c</i> 7	60	65		62
11	69	70	67	68	65	66	63
r2 r3	69 69	<b>7</b> 0 <b>7</b> 0	67 67	68 68	65 65	66 66	63 63
$\frac{3}{4}$	69	70	67	68	65	66	63
<del>*</del> 5	69	70	67	68	65	66	63
$\frac{3}{11}$							
12							
13							
14							
.5							
16							

Table D-7. Multibus Motherboard Wire List. (Page 7 of 11) Ctr Signal and Pin Number DATB-DATE-DATC-DATD-DATF-GND 100 98 96 94 92 1-119 Pl P2 Р3 P4 P5 P6 P7 Р8 Р9 P10 64 61 62 59 60 1,2,11,12,75 Jl <del>J2</del> 64 62 59 1,2,11,12,75 60 61 J3 64 61 62 59 60 1,2,11,12,75 <del>J4</del> 60 1,2,11,12,75 62 59 64 61 J5 64 61 62 59 60 1,2,11,12,75 <del>J</del>6 4,9,11,13,15 P11 P12 P13

P14 P15 P16

Tab	Table D-7. Multibus Motherboard Wire List. (Page 8 of 11)										
<u>Ctr</u>	Signal	and 1	Pin Numbe	er							
	GND	GND	GND	INH1-	INH2-	INIT-	INTO-				
Pl	119			20	24	6	58				
P2											
P3 P4											
P <del>4</del> P5											
P6											
P7											
P8											
P9											
P10	76 <b>,</b> 85	86		24	26	14	41				
J1 J2	76 <b>,</b> 85	86		24	26	14	41				
<del>J</del> 3	76,85	86		24	26	14	41				
J3 J4	76,85	86		24	26	14	41				
J5	76,85	86		24	26	14	41				
J6 P11	17,19	21,2	23,24								
P11 P12											
P13											
P14											
P15											
P16											

Table D-7. Multibus Motherboard Wire List. (Page 9 of 11) Ctr Signal and Pin Number INT1B-INT2-INT3-INT4B-INT5-INT6-56 54 52 50 48 46 P1 P2 Р3 P4 P5 P6 P7 P8 P9 P10 40 35 42 39 37 38 Jl J2 42 40 37 38 35 39 J3 42 40 37 35 39 38 <del>J4</del> 42 40 37 38 35 39 J5 40 42 39 37 38 35 <del>J</del>6 P11 P12 P13 P14 P15 P16

Tab	ole D-7.	Multibus	<b>M</b> otherboa	rd <b>W</b> ire L	ist. (Pa	ge 10 of 11 <b>)</b>	
Ctr	Signal a	and Pin Nu	mber				
	INT7B-	INTA-	IORC-	IOWC-	MRDC-	MWTC-	
Pl	44	42	18	16	14	12	
P2 P3 P4 P5 P6 P7 P8 P9							
Jl	36	33	21	22	19	20	
J2	36	33	21	22	19	20	
J3 J4	36	33	21	22	19	20	
J4	36	33	21	22	19	20	
J5	36	33	21	22	19	20	
J6 P11 P12 P13 P14 P15 P16							

Table D-7. Multibus Motherboard Wire List. (Page 11 of 11)

Ctr	Signal	and Pin	Number
	SPARE	XACK-	
Pl	26	22	
P2			
P3			
P4			
P5			
P6			
P <b>7</b>			
P8			
P9			
P10			
J1 J2 J3	25	23	
J2	25	23	
J3	25	23	
J4 J5	25	23	
J5	25	23	
J6			
Pll			
P12			
P13			
P14			
P15			
P16			

## I/O Extender Board

The I/O Extender board provides a connection between the Main and Multibus motherboards, the video monitor, and external connectors, located on the rear panel of the electronics assembly. The I/O Extender board also contains six of the external connectors on the rear panel, as shown in Figure D-7, and an eight-position DIP switch at Ul, also shown.

The six external connectors contained by the I/O Extender board are

- Communications Channel A
- Communications Channel B
- Parallel Printer Interface
- Disk Controller Interface
- Cluster Communications (two connectors)

Communications Channels A and B are RS-232-C interfaces, and the Disk Controller Interface is a DCI cable to a mass storage subsystem, or I/O Extender board connectors are shown in Figure D-13.

The two nine-pin connectors labeled Cluster Communications on the back panel, (connectors P4 and P5 on the I/O Extender board) can be used instead of the Communications Channel A for highspeed communications. To select the RS-422 channel for cluster communications, make sure that all switches on Ul, the mode selector switch on the I/O Extender board, are set to ON. the monitor form is normally used as a cluster workstation, all switches set to ON is the normal setting. This setting configures Communications Channel A for half-duplex and connects surge protection diodes CR1 through CR9 Figure D-14 is a schematic diagram of channel. Ul circuitry.

I/O Extender board connectors are shown in Figure Table D-8 lists these connectors, their sources and/or destinations, and the number of pins for each connector. Table D-9 is a wire list for all the I/O Extender board connectors.




Figure D-13. I/O Extender Board Connector Locations.

Table D-8. I/O Extender Board Connectors.

Number	Board	Pins
Pl	Main Motherboard	120
P2	Multibus Motherboard	120
P3	Main Motherboard	80
P4	Cluster Communications	9
P5	Cluster Communications	9
Jl	Disk Controller Interface	50
J2	Printer	25
J3	Channel A	25
J4	Channel B	25




Figure D-14. I/O Extender Board Ul Mode Selector Switch Circuitry.

Table D-9. I/O Extender Board Wire List. (Page 1 of 12)

Ctr*	Signal	and Pin	Number		·			
	ACK-	AD10-	AD11-	AD12-	AD13-	ADRO-	ADR1-	
Pl		94	90	86	82	32	34	
P2		28	32	36	40	90	88	
Р3	53							
P4								
P5								
P6								
P <b>7</b>								
P8								
P9								
P10								
Jl	2							
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

<u>Ctr</u>		and Pin N						
	ADR2-	ADR3-	ADR4-	ADR5-	ADR6-	ADR7-	ADR8-	
Pl	36	38	40	42	44	46	48	
P2	86	84	82	80	78	76	74	
P3								
P4								
P5								
P6								
P7								
P8								
P9								
P10								
J1								
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								
L TO								

<sup>\*</sup> Ctr = connector

Table D-9. I/O Extender Board Wire List. (Page 2 of 12)

<u>Ctr</u>	Signal and Pin Number								
	ADR9-	ADRA-	ADRB-	ADRC-	ADRD-	ADRE-	ADRF-		
Pl	50	52	54	56	58	60	64		
P2	72	<b>7</b> 0	68	66	64	62	58		
P3									
P4									
P5									
P6									
P7									
P8									
P9									
P10 J1									
J2									
J3									
J4									
P11									
P12									
P13									
P14									
P15									
P16									

<u>Ctr</u>	BCLK-	and Pin N BEOP-		BMR-	BPRNO-	BREQO-	BUSO+	
		BEOP-	BHEN-	BMK-				
Pl	114		92		118	120	61	
P2	8		30		4	2		-
P3		74		80				
P4								
P5								
P6								
P7								
P8								
P9								
P10								
Jl		48		50			24	
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-9. I/O Extender Board Wire List. (Page 3 of 12)

Ctr	Signal	and Pin N	Tumber					
	BUS1+	BUS2+	BUS3+	BUS4+	BUS5+	BUS6+	BUS7+	
Pl								
P2								
P3	67	63	66	62	68	64	70	
P4								
P5								
P6								
P7 P8								
P9								
P10								
Jl	10	8	43	41	28	26	12	
J2								
J3								
J4								
P11								
P12 P13								
P13								
P15								
P16								

<u>Ctr</u>	BUS8+	and Pin N BUS9+	BUSA+	BUSB+	BUSC+	BUSD+	BUSE+	
Pl	DUSOT	DUSYT	DUSAT	DUSDT	DUSCT	דעפטם	DUSET	
P1 P2								
P3	72	79	73	78	71	77	69	
P4								
P5								
P6								
P7								
P8								
P9								
P10								
Jl	47	33	14	49	30	16	45	
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-9. I/O Extender Board Wire List. (Page 4 of 12)

Ctr	Signal	and Pin N	iumber					
	BUSF+	BUSY-	CBRQ-	CCLK-	CNTRL-	CTSA+	CTSB+	
Pl		112	88	84				
P2		10	34	38				
P3	76				54	30	9	
P4								
P5								
P6								
P7								
P8								
P9								
P10						_	_	
<u>J1</u>	48				20	5	5	
J2								
J3								
J4 Pll								
P11								
P13								
P14								
P15								
P16								

<u>Ctr</u>		and Pin N		D3/000	D3.074	משפר	DATEC	
	DATO-	DAT1-	DAT2-	DAT3-	DAT4-	DAT5-	DAT6-	
Pl	2	4	7	6	8	10	12	
P2	120	118	113	116	114	112	110	
P3								
P4								
P5								
P6								
P <b>7</b>								
P8								
P9								
P10								
Jl								
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

Table D-9. I/O Extender Board Wire List. (Page 5 of 12)

DAT7-         DAT8-         DAT9-         DATA-         DATB-         DATC-         DATD-           P1         14         16         18         20         22         24         26           P2         108         106         104         120         100         98         96           P3         P4         P5         P6         P7         P8         P9         P10         J1         J2         J3         J4         P11         P12         P13         P14         P15         P16         P15         P16         P16         P16         P16         P17         P18         P18         P19         P19	Ctr	Signal	and Pin N	lumber					
P2 108 106 104 120 100 98 96 P3 P4 P5 P6 P7 P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15		DAT7-	DAT8-	DAT9-	DATA-	DATB-	DATC-	DATD-	
P3 P4 P5 P6 P7 P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15		14			20	22		26	
P4 P5 P6 P7 P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15	P2	108	106	104	120	100	98	96	
P5 P6 P7 P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15									
P6 P7 P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15									
P7 P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15									
P8 P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15									
P9 P10 J1 J2 J3 J4 P11 P12 P13 P14 P15									
P10 J1 J2 J3 J4 P11 P12 P13 P14 P15									
J1 J2 J3 J4 P11 P12 P13 P14 P15									
J2 J3 J4 P11 P12 P13 P14									
J3 J4 P11 P12 P13 P14 P15									
J4 Pl1 Pl2 Pl3 Pl4 Pl5									
P11 P12 P13 P14 P15									
P12 P13 P14 P15									
P13 P14 P15									
P14 P15									
P15									
P16									
	P16								

<u>Ctr</u>	DATE-	and Pin N	DCDB+	DLDA+	DDEO	DSRA+	DSRB+	
			DCDBT	DLIDAT	DREQ-	DORAT	DOKBT	
Pl_	28	30						
P2	94	92						
P3			12	22	51	29	10	
P4				8				
P5				8				
P6								
P7								
P8								
P9								
P10								
J1					35	6		
J2								
J3				8				
J4			8				6	
Pll								
P12								
P13								
P14								
P15								
P15								

Table D-9. I/O Extender Board Wire List. (Page 6 of 12)

<u>Ctr</u>	Signal	and Pin	Number					
	DTRA+	DTRB+	ENBL-	GROUND	GROUND	GROUND	GROUND	GROUND
Pl				1,3,5,9	11,13,15	17,19,21	23,25,27	29,31,33
P2				1,3,5,7	9,11,13	15,17,19	21,23,25	27,29,31
P3	28	11	52	5,15	25,35	45 <b>,</b> 55	65 <b>,</b> 75	27
P4				1,2	3,4	5		
P5				1,2	3,4	5		
P6								
P7								
P8								
P9								
P10								
Jl			18	1,3	5,7	9,11	13,15	17,19
J2				9,10	11,12	15,25		
J3	20			1,7				
J4		20	<del></del>	1,7				
Pll								
P12								
P13								
P14								
P15								
P16								

Ctr	GROUND	GROUND	GROUND	GROUND	GROUND	GROUND	GROUND
P1	35,37	39,41,43	45,47	49,51,53	55,57,59	61,63	65,67,69
2	33,35	37,39,41	43,45,47	49,51,53	55,57,59	61,63	65,67,69
23							
24							
25							
26							
27							
28							
29							
210	21 22	25 27	20. 21	24.26	20. 40	40 44	10
7 <u>1</u> 72	21,23	25,27	29,31	34,36	38,40	42,44	46
г2 Г3							
Γ <b>4</b>							
211							
12							
13							
14							
215							
16							

Table D-9. I/O Extender Board Wire List. (Page 7 of 12)

Ctr	Signal an	d Pin Numb	er				
	GROUND	GROUND	GROUND	GROUND	GROUND	GROUND	
Pl	71,73,75	77,79,81	83,85	87,89	91,93	95,97,99	
P2	71,73,75	77,79,81	83,85	87,89	91,93	95,97	
P3							
P4							
P5							
P6							
P7							
P8							
P9							
P10							
J1							
J2							
J3							
J4 P11							
P11							
P13							
P14							
P15							
P16							
110							

	GROUND	GROUND	GROUND	GROUND	GROUND	INHl-	INH2-
P1	101,103	105,107	109,111	113,115	117,119	102	98
P2	99,101	103,105	107,109	111,115	117,119	20	24
P3							
P4							
P5							
P6							
P7							
P8							
P9							
P10							
Jl							
J2							
J3 J4							
P11							
P12							
P13							
P14							
P15							
P16							

Table D-9. I/O Extender Board Wire List. (Page 8 of 12)

Ctr	Signal	and Pin N	lumber					
	INIT-	INRQ-	INTO-	INT1B-	INT2-	INT3-	INT4B-	
Pl	116		64	66	68	<b>7</b> 0	72	
P2	6		58	56	54	52	50	
P3		60						
P4								
P5								
P6								
P7								
P8								
P9								
P10								
Jl		6					_	
J2								
J3								
J4								
P11								
P12								
P13								
P14								
P15								
P16								

	INT5-	INT6-	INT7B-	INTA-	IORC-	IOWL-	LPT SELECT+
21	74	76	<b>7</b> 8	80	104	106	
2	48	46	44	42	18	16	
23							50
94							
25							
26							
27							
28							
9							
210							
IJ							
J2							22
<b>1</b> 3							
Γ4							
11							
212							
213							
214							
215							
<sup>2</sup> 16							

Table D-9. I/O Extender Board Wire List. (Page 9 of 12)

Ctr	Signal and Pin Number							
	LPTO+	LPT1+	LPT2+	LPT3+	LPT4+	LPT5+	LPT6+	
Pl								
P2								
P3	33	36	39	43	44	46	47	
P4								
P5								
P6								
P7								
P8 P9								
P10								
J1								
J2	1	2	3	4	5	6	7	
J3								
J4								
P11								
P12								
P13								
P14 P15								
P15 P16								
L10								

<u> </u>	LPT7+	LPTACK-	LPTBUSY+	MRDC-	MWTC-	NO PAPER+	
				108	110		
				14	12		
	48	37	41			49	
_							
0							
						27	
	8	16	17			21	
1							
1 2			-				
2 3							
3 4							
5							
6							

Table D-9. I/O Extender Board Wire List. (Page 10 of 12)

Ctr	Signal a	nd Pin Numbe	r				
	RDSTB-	RESERVED	RINGA+	RINGB+	RTSA+	RTSB+	RXCB+
Pl		96					
P2		26					
P3	59		24	13	26	7	8
P4			9		9		
P5			9		9		
P6							
P <b>7</b>							
P8							
P9							
P10							
Jl	39						
J2							
J3			22		4		
J4				22		4	17
P11							
P12							
P13							
P14							
P15							
P16							

Ctr	Signal	and Pin N	tumber				
	RXDA+	RXDB-	RXDA+	SELF-	SELW-	SPARES	SPARES
Pl							
P2							
P3	16	4	18	57	56		
P4			6				
P5			6				
P6							
P7							
P8							
P9							
P10							
<u>J1</u>				4	37		
<u>J2</u>						13,18	19,20
J3	3		17			9,10,11	12,13
J4		3				9,10,11	13,18
Pll							
P12							
P13							
P14							
P15							
P16				•			

Table D-9. I/O Extender Board Wire List. (Page 11 of 12)

Ctr	Signal and Pin Number						
	SPARES	SPARES	SPARES	SRDA+	SRDB-	STDA-	STDB-
P1 P2 P3 P4 P5 P6 P7 P8 P9 P10 J1 J2 J3	23,24 19,21	23,24	25	SRDA+	SRDB-	STDA-	STDB-
74 P11 P12 P13 P14 P15 P16	19,21	23,24	25				

	STROBE-	TCLK+	TCLK-	TXCB+	TXDA	TXDB-	
21	STRODE-	ICLECT	ICII(	IACDI	IADA	INDD	
P2	21	0.1	10				
P3	31	21	19				
P4		7	6				
P5		7	6				
P6							
P7							
P8							
P9							
P10							
J1							
J2	14						
J3		25					
J4							
P11							
212							
213							
214							
215							
216							

Table D-9. I/O Extender Board Wire List. (Page 12 of 12)

Ctr	Signal a	and Pin Numl	œr			
	TXDA+	WRSTB-	XACK-			
Pl			100			
P2			22			_
P3	20	58				_
P4	7					_
P5	7					_
P6						_
P <b>7</b>						
P8						
P9						
P10						
Jl		22				
J2						
<u>J3</u>	15			 	 	
J4						
P11						
P12						
P13						
P14						
P15						
P16						

#### Multibus

Multibus is a means of interconnecting independently manufactured devices and allowing them to operate as if designed by a single manufacturer for a single system. The monitor form of the IWS workstation, with its five Multibus card slots, is for customers who wish to take full advantage of their Convergent workstation and Multibus applications hardware. This section provides a detailed description of Convergent Technologies' version of Multibus and supplements Section 4, "Processor Board," which contains further information on Multibus and system options.

The IEEE 796 Multibus standard (Appendix A) defines several levels of hardware compliance. The Convergent version of Multibus achieves the highest level of compliance to this standard, with the exception of memory address bits. (Convergent provides 20 instead of 24 bits.) Also, the CT-BUS provides 16 bits for data, 16 bits for I/O, and a VO23E level of interrupt attribute compliance to the IEEE standard. For more information, refer to Section 4, "Processor Board."

### Dual-Bus Architecture

Figure 1-1 in Section 1, "System Architecture," provides an architectural overview of the monitor form and the IWS workstation. Multibus interacts with the CT-BUS through exchange logic, command signals, and address signals.

Multibus devices, as shown in Figure 1-1, cannot directly access CT-BUS I/O resources; they are limited to accessing local memory. The workstation CPU, however, can access Multibus I/O resources. When a Multibus device accesses workstation local memory, a DMA chip places the workstation CPU in hold state to allow the access. Dual-bus architecture and Multibus accessing are further described in Section 2, "Functions and Interfaces, and in the following subsection.

## Multibus Structure

The Multibus structure is designed using a master-slave concept, in which the master device in the system takes control of the bus, and the

slave device acts upon a command provided by the master. This master-slave relationship allows modules of different speeds and manufacturers to interface, using the same bus. The workstation CPU can function as either a master or a slave in Multibus transactions. Figure D-15 is an example of the Multibus master-slave relationship.

A <u>master</u> is any module having the ability to control the bus. The master obtains control by acquiring the bus through bus exchange logic and generating command signals and memory or I/O addresses. A master module is equipped with a CPU or logic dedicated to transferring data to and from the bus.

A <u>slave</u> is another type of module that can interface with the bus. Slave modules decode address lines, act upon command signals sent by the master or masters, and assert XACK (Transfer Acknowledge) when a memory or I/O transfer is completed. Each command (MRDC, IORDC, IOWTC, or INTA) on the Multibus is completed when the XACK signal goes active. It is the responsibility of the slave device in a Multibus transaction to assert XACK at the completion of a bus command. Slave modules are not capable of controlling the bus.




Figure D-15. Multibus Master-Slave Relationship.

### Multibus Interface

As described under "Multibus Interface" in Section 4, "Processor Board," the Multibus interface operates in three separate modes:

- o independent mode
- o master mode
- o slave mode

In the <u>independent mode</u>, the Multibus and the CT-BUS are separate. In the <u>master mode</u>, the CT local bus controls Multibus and drives its command and address lines. In the <u>slave mode</u>, another Multibus master controls the <u>CT-BUS</u> and drives its command and address lines.

These three modes constitute three different types of data transfer. These three types of data transfer are implemented by use of signal and timing specifications listed in Section 2 of Appendix A, "IEEE 796 (Multibus) Standard."

In I/O bus cycles, for example, master modules have the option of generating either 8-bit or 16-bit addresses. Therefore, all I/O slaves must be capable of being configured to decode 8 address bits (ADRO - ADR7) and ignore the upper 8 address bits, or to decode all 16 address bits (ADRO - ADRF). If a board is specifically designed to decode a 16-bit address bus, it is not necessary to include an option to decode 8-bit addresses.

In summary: when transfers across the Multibus interface are controlled by the CT-BUS, either memory or I/O slave resources on the Multibus can be accessed. When a Multibus master controls the transfers, only memory can be accessed on the CT-BUS.

#### Multibus Master Access

With proper memory addressing and Processor board switch settings (see "Master Access Memory Mapping and Switch Settings," below), a Multibus user can access either memory and I/O devices on CT-BUS or memory and I/O devices on both CT-BUS and Multibus. If the MB10 bit in the I/O control register (port 56h) is not set, addresses generated from 0 to 7FFFF (high-order address bit

active low) cause access to CT-BUS local memory and I/O devices only.

Multibus Master Mode I/O Addressing. If bit 15 (Fh) is high , the Multibus is allowed master access to Multibus I/O devices

- o If jumper option 3-2 is installed and jumper 1-2 is removed.
- o If the MB10 bit in the I/O control register (port 56h) is enabled (bit C=1). (In this case, however, the Multibus is acquired for I/O addresses 8000h FFFFh.)

These two conditions cause the Multibus I/O slave device to appear to the local CPU master as a local I/O device. It is then the responsibility of the slave device to assert XACK when the command is complete. For more information, see "Multibus Interface" in Section 4, "Processor Board."

Master Access Memory Mapping and Switch Settings.

Memory window switch settings differ depending on the direction in which the transfer is made. The CPU can be switch-configured to acquire the Multibus at two different address boundaries, 512K or 768K, as shown in Figure D-16. In either case, the address is mapped to address 0 on the accessed Multibus device. Switches S3, S4, and S6 on the Processor board, as described below, control Multibus master access within these ranges.

# 768K Option

Switch	Position	State	<u>Definition</u>	
S3	1	OFF	Disables boundary	512K
S3	2	ON	Enables boundary	768K
S4	1	ON	Enables boundary	768K
<b>S</b> 6	3	OFF	Enables Multi acquisition.	bus

# 512K Option

<u>Switch</u>	Position	State	<u>Definition</u>	
S3	1	ON	Enables boundary	512K
s3	2	OFF	Disables boundary	768K
S4	1	ON	Disables boundary	768K
S6	3	OFF	Enables Multibus	S




Figure D-16. Memory Mapping.

The upper limit of the Multibus memory space is determined by type of bootstrap ROM used in the workstation. Typically, the monitor form of the workstation uses a 2732 bootstrap ROM, which uses 8K of memory. Address space memory allocation for 1M byte is shown in Figure D-17.

## Multibus Slave Access

Multibus slave access occurs when another Multibus master uses the CT-BUS memory. The

Processor board switches S2 and S6 determine specific memory ranges for this access.

The memory-mapping ranges for Multibus slave access to CT-BUS local memory are

- 1. 32K to 47K bytes,
- 2. 512K to 1024K bytes,
- 3. 1 and 2,

or

4. OK bytes

When the local bus RAM is the slave, the XACK signal must be generated by CT-BUS logic. signal generation is controlled by memory timing. The 8237 DMA Controller provides bus arbitration for the slave mode, in which addresses and commands come from the Multibus master and not from the DMA controller.

Slave mode bus arbitration is therefore assigned to channel 0 of the 8237. Multibus access to the local bus is given the highest-priority channel, because some Multibus devices (real-time, for example) do not have their own storage buffering and require fast access to local RAM. For all other DMA channels, addresses and commands are sent from the DMA controller during DMA transfers.

In slave mode, the Multibus master or masters are granted access to workstation RAM memory when two registers within the 8237-2 DMA controller have been initialized. Initializing the two registers can be done in two ways, either by linking the ASM-86 program to your application program,

MOV AL, 58H; DMA 0 MODE OUT 16H, AL XOR AL, AL Enter the Debugger [Action (A)] OUT 14H, AL; clear channel 0 mask bit

or by the Debugger method:

- 1. Enter the Debugger.
- Write 58h to port 16h by entering 160
  <-58 <RETURN>.
- Write 00h to port 14h by entering 140
  <-0 <RETURN>.




Figure D-17. 1M-byte Address Space Memory Allocation.

Figure 2-16 in Section 2, "Functions and Interfaces," shows 8237-2 register formats and explains bit assignments for ports 14h and 16h.

Slave Access Memory Mapping and Switch Settings. There are four choices of memory windows for another Multibus master to control the bus and use CT-BUS memory.

For Multibus slave access, the bits of S2 and S6 on the Processor board are set as follows:

Switch	Position	State	<u>Definition</u>
S2	1	ON	Multibus slave region at greater than 512K.
S2	4	OFF	32K to 48K Multibus slave region.
S6	4	ON	Always asserts Multibus CBRQ, the signal that indicates to the master in control that another master wants control of the bus.

#### GUIDELINES FOR CUSTOM HARDWARE APPLICATIONS

#### Introduction

For the many users of the monitor form of the IWS workstation who will develop or install special applications hardware, this subsection lists specific Convergent Technologies design features, suggests some sources for special parts, and presents an example of how a Multibus slot in the monitor form can be used in a simple application.

The monitor form allows users to take full advantage of its expanded Multibus features. The five Multibus card slots are supported by a connector panel design that allows each card and its external cabling to be handled as a separate module.

Figure D-6 shows the Multibus environment within the monitor form. Applications hardware can be developed, manufactured, and installed easily; and never has to compromise one Multibus application in order to implement another. Multibus P2 connector installation is convenient and wire wrap P2 connectors can be installed in two of the card slots, making development and fabrication of the applications hardware easier.

## Multibus Applications for the Monitor Form

The Multibus applications for the monitor form of the IWS workstation have, in accordance with UL and FCC standards, met criteria for the design of safe, electrically quiet business machines with the following features:

- o A tool other than a standard slotted screwdriver is required to reach the electrical components of the monitor form.
- o Installed cabling has passed a 30 lb (13.6 kg) pull test without exposing the user to unsafe voltages.
- o EMI radiated from the electronics is safely contained within the assembly. The interface cable exit is well shielded and grounded.
- o Convergent Technologies hardware has high reliability. We realize that in complex systems, such as the monitor form of the IWS workstation, a failure can be difficult to

isolate. This is especially true for cables, which often fail intermittently. Convergent Technologies uses the highest quality cables and electrical hardware available.

- Cable hookups, frequently performed by users, are simple.
- The monitor form of the IWS workstation has a high immunity to ESD (electrostatic discharge).
- Convergent Technologies hardware is easy to 0 install and low in cost.
- Convergent Technologies hardware is easy to fabricate and uses standard assembly methods and parts, which are much less likely to cause problems than are non-industry-tested parts.

# Assembling the Monitor Form of the IWS Workstation

This section describes the tools, hardware, and procedures used for assembling the monitor form of the IWS workstation. It is intended to supplement, rather than replace, the Monitor Form Installation Guide.

#### Bulkhead Hardware

This subsection provides a description of the hardware used in monitor form bulkhead construction and contains part specification drawings and instructions for custom hardware development.

The back panel of the monitor form is covered by a single blank connector panel and referred to as a bulkhead. The bulkhead is fastened at the top with two Phillips screws and can be removed to expose the Multibus card cage and five Multibus cards and their When Multibus card slots. external cabling are installed in the Multibus card cage, smaller sizes of bulkheads can be used to cover the unused portion of the assembly's back panel as shown in Figure D-18.




Figure D-18. Back Panel with Bulkheads Installed.

The bulkhead assembly consists of the following parts:

- O one five-card-wide bulkhead plate
- five bulkhead grounding clips
- five pop rivets 0
- two Phillips screws (with washers)
- two screw retainers

Specification drawings for these parts are shown in Figures 19 through 27.


Bulkhead grounding clips are part of the ESD/EMI shield and must be installed to prevent ESD/EMI These clips, shown in Figure D-27, are leakage. available only from

Instrument Specialties Company, Inc. Delaware Water Gap, PA 18327 Phone: (717) 424-8510

The pop rivets are used to fasten bulkhead grounding clips to the bulkhead assembly; and the two phillips screws, made captive by the screw retainers, are the crucial barrier to the monitor form Multibus electronics as required by UL, which means that their removal requires use of a tool other than a slotted-head screwdriver.

Screws, screw retainers, pop rivets, and tools should be available from hardware stores or distributors in your area. Sheet metal and cables are custom parts that can be built to your specifications by specialty shops.


Bulkhead Sheet Metal. Figures D-19 and D-20 are design drawings for one- and three-card-wide Since the cards are spaced 24.1 mm bulkheads. (0.95 in) apart, intermediate bulkhead widths can be determined by adding this increment. Samples of the two types of bulkheads were included with your monitor form of the IWS workstation to aid in prototype experiments.



#### NOTES:

- 1. Material: 1.5mm (.059") thick Sheet CRS C-1010.
- 2. Finish: Deburr all edges, sand lengthwise, then plate clear zinc.
- 3. Cosmetics per CT Spec. No. 02-00006-00, Class-B. All other surfaces Class-C.
- 4. Process control dimensions denoted by \*.
- 5. Print Part No. 83-00083-00 Rev. A in location shown.


Figure D-19. One-Card Wide Bulkhead Design Drawing (Standard Bulkhead Panel).



- Material: 1.5mm (.059") thick Sheet CRS C-1010.
- 2. 3. Finish: Deburr all edges, sand in direction shown, then plate clear zinc.
- Cosmetics per CT Spec. No. 02-00006-00, Class B. All other surfaces Class C.
- Process control dimensions denoted by \*.
- Mark Part No. 83-00084-00 and Rev. in area shown, far side. 5.

Figure D-20. Three-Card-Wide Bulkhead Design Drawing.

Figures D-21 through D-27 are specification control drawings for bulkhead hardware.



Type: Machine (SEM)

Thread Size: 8-32 .164" Major Dia.: UNC-2A Thread Standard: .250" Length: Head Style: Pan Head Head Dia.: .322" .096" Head Height: Recess Type: **Phillips Driver Size:** 

Locking Device: External Tooth

Captive Lock Washer


Washer Outside Dia.: 320" Max.
Washer Thickness: .023" Max.
Material: 1018 Mild Carbon
Steel


Finish: Zinc Plate

.0002" Thick
Finish Spec.: QQ Z 325C, Type I, Class 3

Figure D-21. Machine Screw #8-32 X 1/4" SEM. (CT Part Number 58-00024-00)

E-82





Type: Thread Size:


Stand-Off Bushing 4-40 .250" .435"

Outside Dia.:

Length: Material: Finish:

Aluminum Clear Anodized

Standoff Bushing. Figure D-22. (CT Part Number 58-00024-00)



Type: Thread Size: Screwlock, Male-Female Standoff

Thread Size:
Thread Standard:

4-40 UNC-2A Steel


Material: Finish:

Zinc Plate

Finish Spec.:

QQ Z 325B, Type II, Class 2

Figure D-23. Screwlock Assembly. (CT Part Number 41-00064-00)



Rivet Type: Grip Range:

Blind, Dome Head .125"/.312" .039"

Head Height:

Head Dia.:

.205"

Max Length Under Head:

.445"

Material:

Shell: Stem: 5052 Aluminum Mild Steel, Finish

**Phosphate Coated** 

Recommended

Hole Size:

.136"

Figure D-24.

1/8 Rivet. (CT Part Number 59-00016-00)





Figure D-25. 1/4 Turn Retainer. (CT Part Number 59-00001-00)



Type:

Machine (SEM)

Thread Size:

4-40

Major Dia.: Thread Standard: .112"

Length:

UNC-2A

Head Style:

.375"

Head Dia.:

Pan Head

Head Height:

.219" .068"

Recess Type:

**Phillips** 

Driver Size:

Locking Device:

**External Tooth** 

Captive Lock Washer .230" Max. .020" Max. 1018 Mild Carbon

Washer Outside Dia.: Washer Thickness:

Material:

Steel


Finish:

Zinc Plate .0002" Thick

Finish Spec.:

Per QQ P 416, Type I

SEM Screw #4-40 X 3/8". Figure D-26. (CT Part Number 58-00035-00)



### NOTES:

- Cosmetics per CT Spec. No. 02-00006-00, Class C. Material: 0.13mm (.005") Beryllium Copper, Alloy 25.
- Process control dimensions denoted by \*.


Figure D-27. Bulkhead Grounding Clip. (Drawing Number A-57-00016-00)

Design Notes. The following notes are important considerations when designing your own bulkheads:

- The four oblong slots near the bottom of the bulkhead are air intake vents. Their location was chosen because it provides the best distribution of cool air over the Multibus These vents should therefore be included in each bulkhead design.
- Since the bulkhead is only an inch wide, it runs the risk of acting as an EMI "antenna" and hampering machine performance if the length-to-width ratio becomes greater than The bulkhead grounding clips should therefore be placed so that there are no ungrounded sections more than 4 in long.
- If the sheet metal is folded near a punched hole during the fabrication process, the hole may become distorted. As a general rule, it is best to keep holes, namely, connector mounting holes, clear of folds by at least 1.5 times the material thickness, or 2.3 mm for a 1.6-mm-thick bulkhead.

Cabling and Cable Design. A common cabling arrangement at Convergent Technologies is to route a ribbon cable from the Multibus card to the bulkhead. At the bulkhead, a D-type connector is installed. These cable parts are readily available, and specialty shops can assemble the parts at low cost. The D-type connector is used because it is rugged, reliable, well shielded, provides good strain relief and shield termination via its metal shell and mounting screws.

A design drawing for a ribbon cable using the D-type connector is shown as Figure D-28 and D-29, below. Note that, as shown in Figure D-28, the cable has a ground plane, which is terminated with fasteners at both ends. This ground is necessary to maintain the EMI/ESD integrity of the system.



## NOTES:

- 1. 25 Position "D" Receptacle 3M No. 3483-1000
- 2. 26 Condr Ground Plane Ribbon 3M No. 3469/26
- 3. 26 Position Socket Connector 3M No. 3399-7000
- 4. 18 AWG Green/Yellow Wire, Stranded UL No. 1007
- 5. Quick Disconnect Amp No. 2-350804-4
- 6. Ring Tongue Terminal Amp No. 2-32951-1

Figure D-28. Ribbon Cable Assembly with D-Type Connector and Ground Plane.




Figure D-29. Ribbon Cable Assembly.

Figures D-30, D-31, and D-32 show monitor form applications using the following cabling schemes and service loops:

- o card edge connectors and pin headers at the Multibus card
- o discrete wire, jacketed round wire, ribbon cable, and ground-plane ribbon cable from card to bulkhead
- o D-type, 3M Delta Ribbon, and Amphenol Micro-Ribbon connectors at the bulkhead

Electrical parameters depend on the application, but the physical parameters for bulkhead cable design are as follows:

- o The cable and connectors must fit within the space allotted between the Multibus card and the bulkhead.
- o The cable and connectors should not spread into the space reserved for other Multibus cards.
- o The cable should be long enough to include a few inches of service loop as required to allow convenient installation and removal.

An excellent way of making a service loop for installation of a ribbon cable is to fold the ribbon cable back on itself a few times as shown in Figure D-31. If round wire or jacketed cable is used in lieu of ribbon cable, locating the bulkhead connector a couple of inches lower than the connector on the Multibus card holds the service loop.




Figure D-30. Multibus Service Loop Example A.




Figure D-31. Multibus Service Loop Example B.





Figure D-32. Multibus Service Loop Example C.

Special Requirements. In some cases it is appropriate to cable directly from the Multibus card to the external device, as shown in D-32. When this happens, remember that the bulkheads and their grounding points are an important part the ESD/EMI strategy, and that it is especially important to ground the cable shield where it enters the electronics box (at the bulkhead) to avoid interference with the monitor form's own operation.

Under some conditions, such as shipping or high vibration environments, retention of the Multibus cards in their slots might be necessary. design for a Multibus card retainer device, which is disengaged when the bulkhead is removed, is shown in Figure D-33, below.



All dimensions in millimeters.

### NOTES:

- 1. Tumble deburr
- 2. Material: 1095 annealed steel, 0.38mm (0.015") thick. Fold, then heat treat.
- 3. Finish: Zinc plate, clear. Bake parts immediately after plating to eliminate nitrogen embrittlement.
- 4. Quality Assurance:
  - a.) Parts must meet CT Spec. No. 02-00006-00, Class C for cosmetic acceptability.
  - b.) Process control dimensions are denoted by \*.

Figure D-33. Multibus Card Retainer.

# Multibus Applications Example

Convergent's CommIOP installation provides a good example of custom design for a monitor form Multibus application. The CommIOP provides an RS-422 communications interface through two 9-pin D-type connectors. A one-card-slot wide bulkhead, with connectors, cabling, and termination electronics attached, can be plugged into a workstation when the CommIOP Multibus card is installed. Installation is fast and easy, and, once complete, it allows the user to connect system cables without entering the machine or disturbing other Multibus card slots and cabling.

In addition to the CommIOP bulkhead, the CommIOP kit includes installation instructions and blank bulkheads for covering remaining Multibus slots. These blank bulkheads are similar to those shown in Figures D-19 and D-20. The CommIOP bulkhead design is unique because, as shown in Figure D-34, bulkhead connectors are mounted on a jumper printed circuit board with a single cable running to the Multibus card, instead of bulkhead-mounted connector cables running straight to the Multibus card. This design has allowed termination electronics to be added without affecting the Multibus card.

A partial set of manufacturing documentation for the CommIOP card is shown in Figures D-21 through D-27, D-33, and D-34.





Figure D-34. Comm IOP Board Assembly.



Type:

Machine (SEM)

Thread Size:

4-40 .112"

Major Dia.: Thread Standard:

UNC-2A

Length:

.250" Pan Head

Head Style: Head Dia.:

.219"

Head Height:

.068"

Recess Type:

**Phillips** 

Driver Size:

Locking Device:

**External Tooth** 

Captive Lock Washer
Washer Outside Dia.: .230" Max.
Washer Thickness: .020" Max. Material:

1018 Mild Carbon

Steel

Finish:

Zinc Plate

Finish Spec.:

.0002" Thick Per QQ Z 325 C, Type I,

Class 3

Figure D-35. SEM Screw #4-40 X 1/4". (CT Part Number 58-00022-00)

## CONTENTS: APPENDIX E

1. FUNCTIONAL DESCRIPTION	F-1 F-5
2. BOOTSTRAP ROM INSTALLATION AND SWITCH SETTINGS	F-7
Configurations	F-7 F-7
Memory Diagnostic	F-8
Panel Debugger	F-8
Standalone Bootstrap ROM	F-9
Switch Settings	F-9
Switch Settings	F-9
Common Bootstrap ROM	
Switch Settings	F-10
3. SOFTWARE ENTRY INTO BOOTSTRAP ROM	F-13
Software Entry into Standalone Bootstrap ROM	F-13
Software Entry into Cluster	r-13
Bootstrap ROM	F-14
Software Entry into the Common	
Bootstrap ROM	F-15
Bootstrap Interface Block	F-16 F-18
CTOS Operating System Buffer	F-10
4. PANEL (VIRTUAL CONSOLE DEBUGGER)	F-19
Panel Interface	F-21
Description of Panel Commands	F-21
5. ROM ERROR CODES	F-26
5. ROM ERROR CODES Using Panel to Diagnose Error	F-27
Error Code Display	F-28
Interpreting Error Codes	F-28
Common Bootstrap ROM Error Code List	F-29
Common Bootstrap ROM Error Code	1 2 2
	F-55
Floppy Disk Controller Errors [f0]	F-55
Disk Unit O Errors [d0]	
(SMD Controller board [f0])	F-57
Disk Unit 1 Errors [dl]	- FO
(SMD Controller board [d0]) Disk Unit 2 Errors	F-59
(FDC or HDC board [d2],	
SMD Controller board [d3])	F-61
Disk Unit 3 Errors	- 01
(SMD Controller board [dl])	F-63
Communications Errors	
(RS-422 Cluster Line)	F-65

	Standalone Bootstrap ROM Error Code Quick Reference List	F-67
LIST OF FIGURES		
Figure E-l.	Communications Dump and Bootstrap Protocol	п. с
Figure E-2.	I/O Memory Board SW2 and LEDs	F-6 F-8
LIST OF TABLES		
Table F-1	Disk Dovide Codes	TP 10

#### APPENDIX E: IWS WORKSTATION BOOTSTRAP ROMS

This appendix describes the four types of programmable ROMs that are found in the IWS workstation: the standalone ROM, a 2716 used standalone and cluster master workstations, which can bootstrap from either a floppy or a hard disk; the cluster ROM, a 2716 used only cluster workstations, which can bootstrap from either a floppy disk or communications channel A (RS-422); and the common ROMs, versions 2 and 4. Common ROMs are 2732s that can be used in any cluster position and can bootstrap from a floppy disk or a hard disk. All new workstations contain common ROMs, although older workstations may contain cluster or standalone ROMs.

Subsection 1 of this appendix is a functional description of the four types of bootstrap ROM, and their their operation, role in Subsection 2 discusses installation protocol. and switch settings for switches controlling ROM program selection. Subsection 3 explains software entry into the ROM program and contains a list of register settings for each type of ROM. Subsection 4 contains a description of the Panel debugger. Subsection 5 contains an explanation of error codes, a list and description of codes and their meanings, and a quick-reference summary of error codes.

#### FUNCTIONAL DESCRIPTION

This subsection contains a description of the ROM program, explains when it is executed, and out-It also describes the ANSI lines program flow. protocol used for cluster communications contains a list of protocol symbols and their meanings.

The bootstrap ROM program is executed

- when the IWS is powered up 0
- 0 when the reset button on the workstation back panel is pushed
- after a software jump into the bootstrap ROM (that is, when the CTOS operating system detects a nonrecoverable error)

o when a breakpoint (INT 7Ch) instruction causes a jump from RAM to the bootstrap ROM panel program

In all of these cases, except for a breakpoint, the ROM entry address is at FFFF:0h

The 8086's internal ES and DX registers control the bootstrap ROM program flow and can be read to determine how the ROM program was entered. If the ES register is set to 0, for example, it indicates that the bootstrap ROM program was entered through a power-up or reset. If the ES register is set to 1, the bootstrap program was entered through a software jump (for example, a nonrecoverable error) or through a breakpoint embedded in the software code. The bootstrap ROM will not attempt a memory dump if the workstation has just been powered up.

If the bootstrap program is entered through a power-up or reset, the ROM reads the "cold bit" of port 54h, bit 0Dh, to determine which condition caused the entry. (Port 54h is defined in the "Software Interface" subsection of Section 2, "Functional Interfaces.") The bootstrap ROM then reads I/O Memory board switch 2 (SW2) settings at port 44h to determine if the workstation is in a standalone, cluster, or master position. At this time, the bootstrap ROM also transfers the contents of SW2 (port 44h) into internal register DX to specify the bootstrap program sequence. factory set, but switch settings may changed to run memory tests or different bootstrap sequences, to set up the bootstrap ROM to only look at specific devices, or to indicate that a workstation's position has been changed (from a cluster position, for example, to a master position). For more information on switch settings, see Subsection 2, "Bootstrap Installation and Switch Settings," below.

If the bootstrap ROM program is entered through a software jump or a breakpoint, the ROM program assumes that registers ES and DX have already been set up by another program, and does not read port 44h (SW2) to control the program flow. Nor does the ROM program reset the video during hardware initialization or perform the main memory test. (The video is normally reset in hardware initialization just before the video buffer in RAM is overwritten with the new image.) The video is left on to display crash status in case the bootstrap fails.

The normal program flow for all versions of the bootstrap ROM follows:

- Starts execution at FFFF:0h. 1.
- 2. Reads port 44h for special instructions.
- 3. Initializes hardware.
- 4. Performs a checksum test of ROM.
- 5. Performs a memory test of the ROM program work area.
- Copies the CTOS operating system buffer (256K 6. bytes) into the ROM program work area.
- Copies the first 128K of RAM to a disk or communications line in a memory dump. (Common ROM version 4 dumps all RAM here.)

#### NOTE

4K of RAM (from 124K to 128K) is used by the ROM for a work area and is therefore invalid as RAM.

- Performs a memory test on the first 124K of 8. RAM. (Common ROM version 4 tests all RAM here.)
- Bootstraps and performs a checksum test of the CTOS operating system or the selected diagnostic.
- 10. Jumps to the start of the CTOS operating system or the selected program.

In step 3 of the above program flow, only enough hardware is initialized to boot the CTOS operating system or a diagnostic. Steps 6 and 7 (CTOS operating system buffer copy and RAM dump) occur only at a reset boot. In step 7, RAM is dumped to the floppy disk first, to the hard disk next, and then to the communications line. referred to in step 5, the work area of the 2716 ROMs (cluster and standalone) is 4K bytes at If the workstation uses a 2732, or common bootstrap ROM, the work area is 8K bytes at 1E00:0h.

The bootstrap ROM distinguishes internally between hard and floppy disks because many systems use separate boards for the floppy and hard disk controllers. While the bootstrap ROM program assumes that a floppy disk is a doubledensity diskette as described in the System Programmer's Guide, no assumption is made as to the type of hard disk. Instead, hard disk units have a time restriction of 10 seconds in which to complete a recalibration or data transfer before an error code is generated.

#### NOTE

Because of the 10-sec time restriction, systems with SMD Controller boards fail to boot most operating systems successfully. The file system has been changed for hard disks, solving this problem, but bootable floppy or hard disks must be initialized with IVolume version 8.0 or greater. This procedure creates a Bootest.Sys file. ROM then loads οf this Bootext.Sys file instead SysImage.Sys. A program in Bootext.Sys then loads the SysImage.Sys file.

The CTOS operating system examines the ROM version number by reading two identical bytes at locations FFFF:0006h and FFFF:0007h. This version number byte is repeated so that it appears in each of the two ROM chips. Version numbers are

- FF standalone
- 01 cluster
- 02 common (version 2)
- 04 common (version 4)


Any application that wants to access the ROM version number must do so with bus timeout and parity disabled; otherwise a nonmaskable error results. The Parity Control register is controlled by port 56h, which is listed in the "I/O Control Register" subsection of Section 2, "Functions and Interfaces."

F-4

### Cluster Protocol

The actual protocol used for cluster communications is a subset of the American National Standard for Advanced Data Communications Control Procedures (ADCCP), as defined in ANSI, Version 3.66, published by the American National Standards Institute, Inc. The sequence used during the dump and bootstrap routines is illustrated in The protocol symbols (as described Figure E-1. by ANSI) are as follows:

Symbol	Meaning
SNRM	Set Normal Response Mode
RIM	Request Initialization Mode
SIM	Set Initalization Mode
XID	Identification Frame (contains WsType, or workstation type)
UP	Unnumbered Poll
UI	Unnumbered Data Frame
RD	Request Disconnect
DISC	Disconnect
UA	Unnumbered Acknowledge
UI'	Unnumbered Data Frame with termination data






Figure E-1. Communications Dump and Bootstrap Protocol.

#### 2. BOOTSTRAP ROM INSTALLATION AND SWITCH SETTINGS

The bootstrap ROM is installed at the factory. It is located on the CPU board. Switch 5 (S5) on the CPU board controls ROM type. If the workstation serial number, located on a metal plate at the rear of the workstation, is revision A or B, for example, the bootstrap ROM is a 2716; if the workstation ID number is revision C or greater, the bootstrap ROM is a 2732. For a 2716 ROM, bit 1 of S5 is off, and bit 2 is on; for a 2732, bit 1 of S5 is on, and bit 2 is off. (For more information on bootstrap ROM types, see the introduction to this appendix.)

The ROM program flow is controlled by switch 2 (SW2), located on the I/O Memory board. While SW2 is factory installed with a default setting (all bits are 0), cluster bootstrap ROMs (2716, revision A or B workstations) may require special SW2 settings, and SW2 can be set to program special tests or boot sequences for all bootstrap ROMs, as described in this section.

#### NOTE

I/O port 44h, when read, indicates the contents of SW2 in negative logic. When written to, port 44h controls the workstation speaker and the six LEDs at the edge of the I/O Memory board.

I/O Memory board LEDs and SW2 are shown in Figure E-2.

As mentioned, the I/O Memory board LEDs and SW2 use negative logic, so if a bit in SW2 is set to ON, it sets the corresponding bit in port 44h to O, and vice versa. I/O Memory board LEDs are all ON at power-up.

### Special Bootstrap Program Configurations

### Specific Devices

SW2 bits may be set to cause the bootstrap ROM to look only at specific devices, as shown in the switch setting tables for each ROM, below. The




Figure E-2. I/O Memory Board SW2 and LEDs.

settings may specify floppy disk only; a specific disk only; the communications line only; or the floppy and hard disks, but not the communications line.

#### Memory Diagnostic

The SW2 bits may also be set to cause the bootstrap ROM to run a continuous test memory. A bootstrap ROM with this setting initializes hardware and then repeatedly does a checksum test of ROM followed by a test of RAM.

Switch settings for this option are shown below.

### Panel Debugger

Several bit settings, as shown below, cause the Panel debugger program to be entered at two places in the boot sequence. For more information on Panel, see Subsection 4, "Panel (Virtual Console Debugger)."

## Standalone Bootstrap ROM Switch Settings

<u>s1</u>	<u>s2</u>	<u>s3</u>	<u>s4</u>	<u>s5</u>	<u>s6</u>	<u>s7</u>	<u>s8</u>	<u>Function</u>
on	Normal operation.							
on	on	on	off	on	on	on	on	Enter Panel after booting.
on	on	off	on	on	on	on	on	Ignore floppy drive.
on	on	off	off	on	on	on	on	Ignore floppy drive, enter Panel after booting.
on	off	on	on	on	on	on	on	No dump.
on	off	on	off	on	on	on	on	No dump, enter Panel after booting.
on	off	off	on	on	on	on	on	No dump, ignore floppy drive.
on	off	off	off	on	on	on	on	No dump, ignore floppy drive, enter Panel after booting.
off	on	Infinite memory test.						
off	on	on	off	on	on	on	on	Enter Panel at start and after booting.
off	on	off	on	on	on	on	on	Jump into expansion ROM (starting at location F7FF:0000h).

# Cluster Bootstrap ROM Switch Settings

### RS-422 Baud Rate

CT software supports only 307.2 kilobaud.

<u>s1</u>	<u>s2</u>	<u>s3</u>	Baud Rate
on	on	off	307.2 kilobaud

Panel

<u>S4</u>	Function
on	Normal operation.
off	Enter Panel after booting.

### Cluster ID Number

The cluster bootstrap ROM operates in fixed ID mode only. Each workstation on a line must have a different ID setting.

<u>s5</u>	<u>s6</u>	<u>s7</u>	<u>S8</u>	Identification Nu	mber
			. F F	TDI	
on	on	on	off	ID1	
on	on	off	on	ID2	
on	on	off	off	ID3	
on	off	on	on	ID4	
on	off	on	off	ID5	
on	off	off	on	ID6	
on	off	off	off	ID7	
off	on	on	on	ID8	
off	on	on	off	ID9	
off	on	off	on	ID10	
off	on	off	off	ID11	
off	off	on	on	ID12	
off	off	on	off	ID13	
off	off	off	on	ID14	
off	off	off	off	ID15	

### Special Cluster ROM Settings

<u>sı</u>	<u>s2</u>	<u>s3</u>	<u>\$4</u>	<u>ss</u>	<u>s6</u>	<u>s7</u>	<u>s8</u>	<u>Function</u>
off	on	on	on	on	on	on	on	Infinite memory test.
off	on	on	off	on	on	on	on	Enter Panel at start and after booting (no cluster).
off	on	off	on	on	on	on	on	Jump into expansion ROM, starting at location F7FF:0000h.

## Common Bootstrap ROM Switch Settings

Operation Control

<u>s1</u>	<u>S2</u>	<u>s3</u>	<u>s4</u>	<u>Function</u>
on	on	on	on	Normal operation. Device code (see Table E-1, below) is used as work-station type if booting from RS-422 communications line.

<u>s1</u>	<u>s2</u>	<u>s3</u> -	<u>S4</u>	Function
on	on	on	off	Boot from a particular disk only. The device code shown in Table E-1, "Disk Device Codes," designates which device is used for booting.
on	on	off	on	Boot from the RS-422 communications line only. The device code is used as the workstation type number.
on	on	off	off	Boot from disks only, using the normal disk search order. If the device code is not zero, enter the Panel debugger after loading the operating system or diagnostic.
off	on	on	on	Execute repeated memory ROM and RAM tests. If the device code is not zero, enter Panel at the start of each test.
off	on	on	off	Normal operation, except that Panel is entered at the start of the booting sequence and after loading an operating system. The device code is used as the workstation type number if booting from the RS-422 communications line.
off	on	off	on	Jump into expansion ROM (starting at location F7FF:0000h).
off	on	off	off	Fixed ID mode. The device code is used as the workstation ID number if booting from the RS-422 communications line.

### Device Codes

<u>s5</u>	<u>s6</u>	<u>s7</u>	<u>s8</u>	Device Codes
on	on	on	on	0
on	on	on	off	1
on	on	off	on	2
on	on	off	off	3
on	off	on	on	4
on	off	on	off	5
on	off	off	on	6
on	off	off	off	7
off	on	on	on	8
off	on	on	off	9
off	on	off	on	10
off	on	off	off	11
off	off	on	on	12
off	off	on	off	13
off	off	off	on	14
off	off	off	off	15

Table E-1. Disk Device Codes.

Device code	System with HDC or FDC board*	System with SMD Controller board
0 1 2 3 4	floppy 0 ([f0]) disk 0 ([d0]) disk 1 ([d1]) disk 2 ([d2])	disk 0 ([f0]) disk 2 ([d0]) disk 4 ([d3]) disk 6 ([d1])
5-15		

<sup>\*</sup> HDC = Hard Disk Controller FDC = Floppy Disk Controller

### 3. SOFTWARE ENTRY INTO BOOTSTRAP ROM

If the 8086 register ES is set to 1 when the bootstrap ROM is entered, the ROM program assumes that registers ES and DX have been set up by another program, and SW2 (port 44h) is not used to control program flow. If ES is set to 0, however, the ROM program reads port 44h to control program flow. Registers ES and DX are examined at various times in the bootstrap process, and the specific tests are described here.

In the following table, register DX is shown in binary, with the hex value in parentheses. A 0 (zero) indicates that a bit is OFF, and a 1 indicates that a bit is ON. A hyphen (-) indicates that the bit is ignored.

#### Software Entry into Standalone Bootstrap ROM

Register ES must be set to 1, and register DX must be set with bits 0 to 15 defined as follows:

Register DX Setting (binary)	<u>Definition</u>
000- 00001	No dump, no copy of operating system buffer.
000- 00001-	No dump.
000- 00001	Ignore floppy in dump.
000- 0000 1	Jump to start of program after doing memory test.
000- 00001	Ignore floppy in boot.
000- 00001	Ignore hard disk in dump.
000- 0000 -1	Ignore hard disk in boot.
000- 0000 1	Enter Panel at start of program.
0001 0000	Enter Panel after boot.

To dump to a hard disk, for example, and then reboot from the floppy, set register ES to 1 and set register DX to 44h (0000 0000 0100 0100). After setting the registers, jump to location OFFFF:0000h.

# Software Entry into Cluster Bootstrap ROM

Register DX Setting (binary)	<u>Definition</u>
1	No dump or copy of buffer.
1-	No dump.
1	Ignore floppy in dump.
1	Jump to start of program after memory test.
1	Ignore floppy in boot.
1	Enter Panel at start of program.
0000	Ignore cluster in dump and boot.
0001	ID 1.
0010	ID 2.
0011	ID 3.
0100	ID 4.
0101	ID 5.
0110	ID 6.
0111	ID 7.
1000	ID 8.
1001	ID 9.
1010	ID 10.
1011	ID 11.
1100	ID 12.
1101	ID 13.
1110	ID 14.
1111	ID 15.
1	Enter Panel after booting.

Register DX Setting (binary)	<u>Definition</u>
000	614.4 kilobaud.
001	307.2 kilobaud (required by the CTOS operating system).
010	153.6 kilobaud.
011	76.8 kilobaud.
100	38.4 kilobaud.
101	19.2 kilobaud.
110	9.6 kilobaud.
111	4.8 kilobaud.

To dump to the floppy disk, for example, and then to the communications line at 307.2 kilobaud (fixed ID 3), set register ES to 1 and register DX to 2310h (0010 0011 0001 0000). After setting registers, jump to location OFFFF:0000h.

### Software Entry into the Common Bootstrap ROM

Register ES must be nonzero. If register ES is set to 1, no memory RAM test will occur and video will be left running until the boot starts. Register DX must be set by adding values as follows:

Register DX Setting (binary)	<u>Definition</u>
1	No copy of the operating system bootblock.
1-	No memory dump.
1	Enter Panel at start of program after loading operating system.
01	Dump and boot from the communications line only.
0000 10	Dump and boot with disk device 0 as shown in Table E-1.
0001 10	Dump and boot with disk device 1 only.

Register DX Setting (binary)	<u>Definition</u>
0010 10	Dump and boot with disk device 2 only.
0011 10	Dump and boot with disk device 3 only.
0100 10	Dump and boot with disk device 4 only.
110 00	Dump and boot with disk device 0 only.
001 00	Dump to disk devices 0 and 1; boot from disk device 1.
011 00	Dump to disk devices 0, 1, and 2; boot from disk device 2.
101 00	Dump to disk devices 0, 1, 2, and 3; boot from disk device 3.
111 00	Dump to any disk device; boot from disk device 4.
1101 0001 to	·
1101 1111 0	Use fixed workstation ID modes 1 to 15 when booting from RS-422 communications line.
0000 to	
1111 0	Use workstation types 0 to 15 when booting from RS-422 communications line, if not booting from fixed ID mode.
100011	Repeated test of memory ROM and RAM.

For example, on a workstation with the SMD Controller board, to dump to either the [f0] or [d0], and then reboot from [d0], set ES to 1 and DX to 030h (0000 0000 0011 0000 binary).

## Bootstrap Interface Block

When a program is loaded, the bootstrap ROM places a 16-byte structure in memory. The structure of this bootstrap interface block is as follows:

Offset	Field	Size	Description
0	pProgramStart	4	Pointer to the first instruction in the operating system or diagnostic that was booted.
4	pCtosBuffer	4	Pointer to the CTOS operating system buffer that was saved by the bootstrap ROM before booting the new operating system.
8	DumpDevice	1	Dump device code, where 0 means no dump occurred, 1 means dump to floppy, 2 means dump to floppy disk (standalone and common), and 3 means dump over RS-422 line to master workstation (cluster or common ROM only).
9	BootDevice	1	Boot device code; follows the same format as the dump device code, above.
10	WsТуре	1	Workstation type number, as defined by SW2 setting (common bootstrap ROM only).
11	DumpUnit	1	Hard disk unit number if dump device is 2, ID if 3, and error number if 0.
12	BootUnit	1	Same as dump unit.
13	unused	1	
14	WsNumber	1	ID number if common bootstrap ROM.
15	fixedWsNumber	1	True means SW2 settings are for fixed ID mode (common bootstrap ROM only).

For the cluster, standalone, and common (version 2) ROMs, the bootstrap interface block starts at 1F00:0000. The common bootstrap ROM, version 4, has a pointer to the bootstrap interface block at 0:1FC. The bootstrap interface block may be located anywhere in memory as long as it is above the operating system.

### CTOS Operating System Buffer

The standalone and cluster bootstrap ROMs save a 64-byte buffer for the CTOS operating system. The common bootstrap ROMs save a 256-byte buffer for the operating system. The CTOS operating system has a pointer to this buffer at location 0000:0240h. The buffer must be within the first 124K bytes of RAM. The bootstrap ROM copies this buffer into its work area and sets the pointer (pCtosBuffer) to this copy in the bootstrap interface block. The CTOS operating system then uses this pointer to recover the buffer after it has been bootstrapped.

### 4. PANEL (VIRTUAL CONSOLE DEBUGGER)

The bootstrap ROM program contains Panel, a virtual console debugger. While not comprehensive enough for general software debugging, Panel is designed for use when the workstation is unable to run the operating system. The Panel debugger allows the user to perform the following functions:

- o examine or modify RAM
- o examine or modify internal registers
- o input or output to or from a port
- o set haltpoints

Since a workstation is not booted up when Panel is used, the workstation video terminal cannot be used during debugging. To use Panel, connect an interactive ASCII CRT terminal (or another workstation executing the Asynchronous Terminal Emulator utility) to the connector marked "Channel B" located on the rear panel of the workstation. This terminal must be EIA RS-232 compatible. the terminal to full duplex and to 9600 baud for standalone and cluster ROMs, or to 300 baud for common ROMs. Since the terminal is DTE, or data terminal equipment, it should be connected using a crossed RS-232-C cable. (Pins 2 and 3, the Receive Data and Transmit Data signals, crossed for a crossed RS-232-C cable.) The terminal may also be connected via a modem that meets the above specifications.

Panel may be entered in three different ways:

- from the bootstrap ROM program, if an error is detected or if SW2 switches are set to enter Panel
- from a haltpoint set while in Panel
- 3. from execution of the Assembly language instruction INT 7Ch after the bootstrap ROM program has set up interrupt vectors at location 0000:01F0h

The ROM program uses the Assembly language instruction method (3) to enter Panel. Regardless of the type of entry method used, however, any haltpoint is removed when Panel is entered.

All numbers in the Panel debugger are hexadecimal words (never bytes). Addresses must be entered in an SA:RA, hexadecimal format. SA refers to the segment base address, and RA refers to the relative address, or the number of bytes from the beginning of the segment pointed to by SA. first digit entered must be numeric (for example, the user must enter OFFFF rather than FFFF), and only the last four digits of any word are used, although more than one word may be entered at a Initially, SA is FFF00h. time. Since Panel always remembers SA, it does not have to be keyed in every time a user wishes to specify address; thus, an address can be specified by entering SA:RA, or just RA. If an input/output is specified, RA is used by the Panel debugger routine as the port address.

When Panel is entered, the 12 CPU word registers, the instruction pointer, and the flag register are saved on the user stack. The RAM location of each register can be addressed by typing in the Register names, as they are register name. located in memory, are as follows: SP, SS, ES, DS, BP, DI, DX, CX, BX, AX, SI, IP, CS, and FL. Byte registers cannot be addressed in this manner, since Panel does not support byte memory operations. Note that, because of the characteristics of the 8086/8088 family of microprocessors, the AX register is composed of the AL and AH registers, the BX register is composed of the BL and BH registers, and so forth.

When Panel is entered, the address of the instruction that caused the entry is displayed on the video terminal screen. This address is displayed in CS:IP format. (For more information on CS: IP format, see "Register Structure" under The Central "8086 Machine Organization," in Processing Unit.) If the entry was caused by a haltpoint imbedded in the code, IP is decremented by two bytes, so that the instruction where the haltpoint was set can be executed when Panel is After the address display, a + prompt exited. appears on the screen. This prompt indicates that Panel is waiting for a command.

To enter Panel without specially setting the I/O Memory board switches, proceed as follows:

1. Connect a terminal or modem to the workstation as described above.

F - 20

- 2. Turn the Mass Storage Subsystem (MSS) off or disconnect the communications cable, and press RESET.
- 3. Press the space bar on the peripheral terminal's keyboard.

The bootstrap ROM checks for this condition in the Dump and Boot routines just before trying each device. The Panel + prompt is displayed on the screen as soon as the ROM reaches one of these checks. When the + prompt appears, the ES and DX registers can be set as described in Subsection 3 of this appendix.

4. When you have set ES and DX, type OFFFF:0G to bootstrap with the specified options.

### Panel Interface

Panel recognizes the ASCII return key <CR>, the linefeed key <LF>, and the following ASCII characters: :, /, 0 to 9, and A to Z (upper- or lowercase). If other characters or keys are typed, the screen displays

BEL

(07h error code), and the previously specified command is terminated before execution. In the following examples, Panel displays

xxxx, , =,

and the address at the beginning of lines that do not begin with +, that is, lines that require operator input. Note that the ASCII codes for <CR> and <LF> are inverted relative to the Convergent Technologies codes for <CR> and <LF>.

#### Description of Panel Commands

This subsection describes the following Panel commands:

- o Open/Modify RAM
- o Open/Modify Register
- o Input/Output to or from an I/O port

- o Set Haltpoint
- o Proceed/Go

The Open/Modify RAM command may be used to

- o modify a word of RAM and terminate the command
- o modify a word of RAM and open the next (chosen) word of RAM
- o examine a word of RAM and open the next (chosen) word of RAM
- o examine a word of RAM and terminate the command

To use the Open/Modify RAM command, type the address of the RAM location that you wish to examine, followed by a diagonal (/). This "opens," or displays, the word of RAM at that location.

### Example:

To modify the word at RAM location F00:3Ch to be 70lh, enter

+ 0F00:3c/ xxxx 701h <CR>

where xxxx denotes the number that is displayed by the Panel program for the old value at the location.

#### Example:

To change words at 0:0 and 0:4 to 3F0h and 23h respectively, and also to examine words at 0:2 and 0:6 without modifying them, enter

+ 0:0/ xxxx 3F0 <LF>
0000:0002 xxxx <LF>
0000:0004 xxxx 23 <LF>
0000:0006 xxxx <CR>

The Open/Modify Register command may be used to perform the same functions as the Open/Modify RAM command. Typing in a register name at the + prompt is the same as typing in the address of the RAM location where the register contents is stored, followed by a /.

### Example:

To change the contents of register DX to AO3h, enter

+ DX xxxx 0A03 <CR>

(Note that it is necessary to type in "OAO3" instead of just "AO3".)

To use the <u>Input/Output to or from a Port command</u> to input a word to a port, type an address (an entry in RA:SA format will be ignored) followed by the letter I. A word is then input from the port, the word is displayed, and the command is terminated.

To output a word to a port, type an address followed by the letter O. Panel displays = (an equal sign). Type the word to be output to the port, then type <CR>. Note that the Output Port command does not input from the port. This arrangement accommodates I/O controllers that change state when their I/O port is read.

### Example:

To input the contents of port 44h, enter

+ 44I xxxx

+

#### Example:

To output 4400h to port 56h, enter

+ 5600h=4400h <CR>

+

The <u>Set Haltpoint</u> command sets a haltpoint when an internal Panel flag is set up. To use this command, type the RAM address, followed by the letter H. This procedure sets an internal Panel flag, or haltpoint, and stores the address for later use. When Panel is exited (when a G or P is typed), the haltpoint is inserted into RAM at the specified address. Only one haltpoint can be set at a time; if more than one is specified, only the last is used.

Once the haltpoint is executed, the original instruction at that address is restored and can be executed by typing the letter P. The Panel

program remembers the existence and location of a haltpoint by storing information in 16 bytes reserved at 0000:01F0h.

To avoid conflict with the single-byte INT instruction (3h) for the operating system debugger, the Panel haltpoint INT is a two-byte instruction (7Ch). If the haltpoint is set as a single-byte instruction, with a jump to the following instruction, the results cannot be determined.

NOTE

A haltpoint cannot be set in ROM.

Setting a haltpoint at the current CS:IP will cause Panel to be reentered immediately when the letter P is typed. To reestablish a haltpoint at the same address, set a haltpoint at the next instruction, type the letter P, set a haltpoint at the desired address, and type the letter P again. (The letter P is used to exit Panel. For more information on exiting Panel, see the Proceed/Go command description, below.)

### Example:

To set a haltpoint at address 1E21:C3h, enter

+ 1E21:0C3H

+

The <u>Proceed/Go command</u> is used to exit the Panel program. Either the letter P is typed, or an address, followed by the letter G, is typed. If the Proceed command is used to exit Panel, the execution is resumed at the current CS:IP, which are saved on the stack. If the GO command is used to exit Panel, the program resumes execution at the address typed prior to the letter G.

#### Example:

To proceed from the current CS:IP, enter

+ P

# Example:

To resume execution at address 1E43:90h, enter

+ 1E43:90G

#### 5. ROM ERROR CODES

When the IWS workstation is bootstrapped, it goes through diagnostic, memory dump, and bootstrapping routines which are resident in the ROM. These routines light LEDs on the I/O Memory board and on the keyboard. When an error is detected by the ROM program, that error code is displayed on eight keyboard LEDs: OVERTYPE (OT), LOCK (LK), F1, F2, F3, F8, F9, and F10. (OT indicates the most significant bit of the error code; F10, the least.)

This subsection describes each error code and lists corresponding reasons or sources for such a failure. In most cases, a list of possible causes follows each error code. These causes are listed in order from most to least likely.

When an error code is displayed on the workstation keyboard LEDs, the workstation beeper is cycled on and off. This cycling continues indefinitely if the bootstrap ROM program was entered from a CTOS operating system crash, five times if the bootstrap ROM was entered from power-up or a reset, and three times if a boot timeout error (40h) occurs.

Before performing each diagnostic test, the bootstrap ROM program displays which diagnostic test it is about to run on the six I/O Memory board LEDs, CRl through CR6. If an error occurs during the test, the same LED pattern that is displayed on the keyboard LEDs Fl, F2, F3, F8, F9, and F10 is left on the I/O Memory board. (CRl through CR6 display the lower six bits of an error code.)

The I/O Memory board LEDs should only be examined if the workstation beeper is cycling or if the processor has stopped executing. If the error code shown on the I/O Memory board LEDs is different from the error code shown on the workstation keyboard, the I/O Memory board LEDs are more likely to be correct.

If the workstation beeper does not cycle and there has been no disk activity, the problem is probably with the processor or with power. If the beeper does not cycle and there has been disk activity, the problem could lie within the operating system or diagnostic being loaded, the beeper could be broken, or the I/O Memory board

F-26

switches could be set improperly (SW2 on the I/O Memory board has a default setting of all switches ON.)

### Using Panel to Diagnose Error

If a peripheral CRT and keyboard are connected to the workstation, the Panel debugger program can be entered by pressing the space bar (20h), the carriage return (0Dh), or the ESCAPE key (1Bh) on a dumb terminal.

#### NOTE

If the error code is 40h (boot timeout), the space bar entry to Panel must be performed within five seconds after the error code is displayed, or the ROM program will continue trying to bootstrap.

The 8086 register CX is set up to contain the error code before Panel is entered. If the error is a memory error, information related to the error is contained in registers DS, DI, SI, and BP, as follows:

Register	Contents
CX	error code
DS	Segment base address of memory error
DI	Offset address of memory error
SI	Data written to memory
ВР	Data read back from memory

If there is an error in RAM, Panel could be unreliable, as it uses RAM (0:1D0 to 0:1F0) for its stack, and uses its stack for internal argument passing and to save the values of registers. (Panel saves flags and register values when it is entered and restores them when it is exited.) Note that the only valid values of DS when a

memory error occurs are those in which the last three digits are 0, such as 0000h, 1000h, etc. This information can be used to measure the reliability of Panel. In the case of a memory Read/Write error (60h), the only valid values of SI are 0000h, FFFFh, and (DS+DI). In the case of a memory addressing error (80h), SI can only be (DS+DI). Register DI ranges from 0000h to FFFEh and is always even.

### Error Code Display

The 2716 ROMs display their error codes on the six LEDs located on the I/O Memory board; 2732s display their error codes on the eight keyboard LEDs described below. Both methods of error display are accompanied by the system speaker; it beeps three times for a boot timeout error, and five times if a hardware error occurs.

You can determine the ROM type by looking at the keyboard LEDs after pressing the RESET button. If the system has a 2732 ROM, it displays a l (the F10 key lights), then a 2lh (the F1 and F10 keys light), and an Al (the OVERTYPE, F1, and F10 keys light). All LEDs light at the end of a successful boot. There is no display during a boot if your system has a 2716; only error codes are displayed.

### Interpreting Error Codes

The error code displayed on the keyboard LEDs is interpreted as an 8-bit value, with the following bit assignments:

OVERTYPE (OT)	Bit 7 (msb)
LOCK (LK)	Bit 6
Fl	Bit 5
F2	Bit 4
F3	Bit 3
F8	Bit 2
F9	Bit 1
F10	Bit O

### Example

If the keyboard displays an error code with keyboard LEDs F1, F8, F9, and F10 on and the rest off, the error code is 00100111 (27h), indicating that the disk (hard disk unit 0) has an invalid volume home block.

### Example

If the keyboard displays an error code with the LOCK LED on and the rest off, the error code is 01000000 (40h), which indicates that the bootstrap ROM program could not find a device to boot from after 30 seconds of trying (note that this error code is displayed for 5 seconds, and then the bootstrap ROM continues trying to boot).

The contents of the LEDs on the keyboard and I/O Memory board change as the bootstrap ROM executes. As mentioned, the contents of these LEDs should be examined only if the beeper is cycling or the processor has stopped executing.

### Common Bootstrap ROM Error Code List

This is a description of each error code and the possible sources for the failure. The following error code descriptions are listed in hexadecimal format and apply to the common bootstrap ROMs. In most cases, the error code description is followed by a list of possible causes, listed in order from most to least probable.

Following the error code descriptions are quick reference guides for the common, standalone, and cluster bootstrap ROMs. Unlike the error code descriptions, quick reference guides list errors in binary format, followed by a short error summary. The quick reference guide for standalone and cluster bootstrap ROMs also lists a hexadecimal number corresponding to a common bootstrap ROM error. This hexadecimal number can be used to obtain error code descriptions for standalone and cluster bootstrap ROMs.

Error codes for the common bootstrap ROM are listed in the following format:

#### Code (hex) Meaning

00 No power or inoperative keyboard.

> If the beeper is cycling, the keyboard may be inoperative. keyboard is inoperative, the lower six bits of the error code are displayed on the I/O Memory board LEDs as described above.

> If the beeper is not cycling and there is no disk activity, check the power. If there is disk activity, the problem may be with the program that was booted. Note that it can take as long as 5 minutes for a cluster workstation CTOS operating system to initialize if the master workstation is heavily loaded.

Check: The workstation power indicator

> The cable from the keyboard to the workstation

The keyboard

Software in SysImage.Sys file

01 Starting floppy dump or boot.

> This is not an error. This code is displayed on the LEDs just before a dump or boot is started, and it is left there until the dump or boot is completed successfully or an error occurs.

02 No floppy disk controller.

> A timeout occurred when the ROM program tried to access the floppy disk controller port (port 72h). The DCI cable could be disconnected or the floppy disk controller could

### Code (hex) Meaning

02 (cont.) be stalled, in which case the workstation should be powered down and up again to clear the error.

Check: The DCI cable connection (both ends)

The I/O Memory board

The CPU board

Floppy disk controller register did not become ready in 3 seconds.

The sequencer in the floppy disk controller was never ready to be used (that is, port 72h was not 80h). There is probably no power to the disk controller or, as mentioned for 02h, the floppy disk controller could be stalled, in which case the workstation should be powered down, and then up again.

Check: The power-on indicator

The Floppy Disk Controller or SMD Controller board

The I/O Memory board

The CPU

04 Data-in bit set in command.

The floppy disk controller was trying to send information to the processor while the processor was trying to send a new command to the controller. Usually this error code means that the floppy disk controller received an invalid command. However, this error can also result from a defective or poorly connected DCI cable.

04 (cont.) Check: The DCI cable

The Floppy Disk Controller board or the SMD Controller

board

The I/O Memory board

The CPU

O5 Data-in bit not set in result.

When the processor expected result information, none was available. This error is similar to error 03.

Check: The DCI cable

The Floppy Disk Controller board or the SMD Controller

board

The I/O Memory board

The CPU

O6 DMA not completed.

At the end of a disk transfer, the 8237 DMA count register was not OFFFFh. This condition indicates a DMA problem. The DCI cable and the boards listed below can also cause this error, however.

Check: The DCI cable

The CPU

The Floppy Disk Controller board or the SMD Controller

board

The I/O Memory board

The Video board

Volume home block checksum error.

The first block of information read from the floppy disk into memory is invalid. This might be because the floppy disk in drive 0 was never processed by the Initialize Volume utility. This error might also occur because the floppy disk is defective, the DMA logic is storing the wrong data in memory, or the floppy disk controller is malfunctioning.

Check: The floppy disk

The DCI cable

The CPU

The Floppy Disk Controller board or the SMD Controller board

The I/O Memory board

08 No file on floppy disk.

The volume home block on the floppy disk in drive 0 has a length of 0 for the file (SysImage.Sys in boot, Crashdump.Sys in dump) that contains the program to be booted. When the Initialize Volume utility processed the floppy, the number of pages for the file was zero.

Check: The floppy disk

09 Run file checksum.

OA File header invalid.

This description applies to both 09 and 0A. The system image file on the floppy disk in drive 0 does not contain a valid run file. You must copy a valid system image onto it. The Initialize Volume utility does

OA (cont.) NOT automatically copy a system

image onto the volume it is initial-

izing.

Check: The floppy disk

OB Floppy disk controller register

inconsistent.

The floppy disk controller register was polled until it became ready (port 72h was 80h), but the next time it was polled it was not ready.

Check: The DCI cable

The Floppy Disk Controller or SMD Controller board

The I/O Memory board

The CPU

OC Floppy disk drive became not ready during seek.

The floppy dis

The floppy disk drive went not ready while seeking. Usually the operator causes this error by opening the door of the drive. Other causes are a bad floppy disk or a bad cable from the floppy disk controller to the drive.

Check: The floppy disk drive

The disk drive cable

The Floppy Disk Controller or SMD Controller board

OD Invalid floppy disk command received.

This error code occurs when the floppy disk controller receives an undefined command during the seek/recalibrate phase. It is

OD (cont.) usually caused by a defective DCI cable rather than a defective floppy disk controller.

Check: The DCI cable

The Floppy Disk Controller or SMD Controller board

The I/O Memory board

OE Floppy disk drive NOT ready.

The floppy disk drive was not ready when the Seek or Recalibrate command was issued.

Check: The floppy disk is in drive
0

The floppy disk label is on the side opposite the release latch

The door is closed properly

OF Floppy disk drive fault condition during seek/recalibrate.

This floppy disk drive failure occurs when the floppy disk does not recalibrate after 77 step pulses or when the drive fault line goes active.

Check: The floppy disk drive

The disk drive cable

10 Abnormal termination of seek.

If the floppy disk did not finish a seek correctly, the drive could be defective or the ready status could have changed.

10 (cont.) Check: Operator

The floppy disk

The floppy disk drive

The Floppy Disk Controller board or the SMD Controller

board

11 Floppy disk drive became not ready.

The floppy disk drive went not ready during a data transfer. Usually the operator causes this error by opening the door of the drive.

Check: Operator

The floppy disk

The disk drive

The disk drive cable

The Floppy Disk Controller board or the SMD Controller

board

12 Invalid floppy disk command received.

This error occurs if the floppy disk controller receives an undefined command when the ROM requests a data transfer. It is possibly due to a defective DCI cable.

Check: The DCI cable

The Floppy Disk Controller board or the SMD Controller

board

The I/O Memory board

13 Floppy disk drive not ready.

This error can only occur if the floppy disk was ready during a previous recalibrate and seek. It is caused by the floppy disk drive not being ready when the Read or Write command is issued. The most likely cause for this error is removing the floppy disk after the bootstrap sequence has started.

Check: Operator

14 Floppy disk fault condition during data transfer.

Floppy disk drive fault line went active.

Check: The floppy disk drive

The disk drive cable

15 End of cylinder.

After a read or write, no EOP signal is received from the DMA logic. This error usually indicates either a DCI problem or a DMA problem.

Check: The DCI cable

The 8237 CPU

The Floppy Disk Controller board or the SMD Controller

board

The I/O Memory board

Data error: data field.

The floppy disk controller was unable to read data from the floppy disk correctly. Usually the floppy disk is defective. Other possible causes are the disk cable or the floppy disk controller.

16 (cont.) Check: The floppy disk

The floppy disk drive

The disk drive cable

The Floppy disk Controller board or the SMD Controller

board

17 Data error: ID field.

The floppy disk controller was unable to read the ID of the addressed sector. Usually the floppy disk is defective. Other possibilities are the disk drive cable or the floppy disk controller.

Check: The floppy disk

The floppy disk drive

The disk drive cable

The Floppy Disk Controller board or the SMD Controller

board

Data late.

The floppy disk controller did not get service from the DMA chip in time for the floppy disk.

Check: The 8237 CPU

The DCI cable

The Floppy Disk Controller board or the SMD Controller

board

The I/O Memory board

The Video board

19 No data: wrong cylinder.

During a read or write operation, the floppy disk was on the wrong cylinder. That is, either the floppy disk was initialized incorrectly or a seek went to the wrong place.

Check: The floppy disk

The floppy disk drive

The disk drive cable

The Floppy Disk Controller board or the SMD Controller

board

1A No data: bad cylinder.

The cylinder accessed is marked as number 255 (OFFh).

Check: The floppy disk

The Floppy Disk Controller board and the SMD Controller

board

1B No data.

The floppy disk controller reported a no data condition. This means that the specified sector could not be found. Most likely, the floppy disk is defective.

Check: The floppy disk

The floppy disk drive

The disk drive cable

The Floppy Disk Controller board or the SMD Controller

board

Code (hex)	Meaning	
1C	Floppy disk write protected.	
	This error is never sent to the keyboard LEDs, because it can only occur in the dump when the floppy is being written to.	s
1D	Missing address mark: data field.	
	The floppy disk controller was unable to find the data address mark of a sector. Usually this means that the floppy disk is no good.	k
	Check: The floppy disk	
	The floppy disk drive	
	The disk drive cable	
	The Floppy Disk Controller board or the SMD Controller board	
1E	Missing address mark: ID field.	
	The floppy disk controller was unable to find any ID address mark on a track. Usually this is because the floppy disk has not been initialized by the Initialize Volume utility.	
	Check: The floppy disk	
	The floppy disk drive	
	The disk drive cable	
	The Floppy Disk Controller board or the SMD Controller board	
1F	Abnormal termination of command (no specified cause).	
	The floppy disk controller reported abnormal termination of a data command without reporting any cause	•

1F (cont.) Check: The Floppy Disk Controller

board or the SMD Controller

board

20 ROM checksum error.

There is a bad ROM chip on the CPU

board (location F14 or F15).

Check: CPU board (2716 or 2732

ROMs)

21 to 2B Same as 01 to 0B.

These error codes are for hard disk unit 0; they are the same as those for the floppy disk, except that the controller is the Hard Disk Controller board (or SMD Controller board), and the Control register is port

7Ah.

2C Invalid hard disk command received.

The disk controller thinks that it has received an undefined command from the processor. Usually this is due to a defective DCI cable.

Check: DCI cable

The Hard Disk Controller board or the SMD Controller

board

I/O Memory board

The 8237 CPU

2D Drive not ready.

The disk drive (unit 0) was not ready when the Seek or Recalibrate command was issued.

Check: Power indicator on disk drive

Code (hex)	Meaning
2E	Hard disk fault condition during seek/recalibrate.
	Hard disk drive (unit 0) failure (did not recalibrate after 77 step pulses or the drive fault line goes active).
	Check: The hard disk drive
	The disk drive cable
2F	Abnormal termination of seek.
	This error indicates that the hard disk did not finish a seek correctly. Either the drive (unit 0) failed or the ready status changed.
	Check: The hard disk
	The hard disk drive
	The disk drive cable
	The Hard Disk Controller board or the SMD Controller board
30	Unit became not ready.
	The hard disk drive (unit 0) went not ready during a data transfer.
	Check: The hard disk drive
	The hard disk drive cable
	The Hard Disk Controller board or the SMD Controller board
31 32 33 34	Invalid command: bad head. Invalid command: bad sector. Invalid command: bad cylinder. Invalid hard disk command issued.

31-34 (cont) The hard disk controller thinks it received an illegal parameter or an undefined command from the processor. This error is usually due to a bad DCI cable.

> Check: DCI cable

> > The Hard Disk Controller board or the SMD Controller

board

The I/O Memory board

35 Drive not ready.

> The disk drive (unit 0) was not ready when the Read or Write command was issued. This error can only occur if the disk was ready during a previous recalibrate and a previous seek, and then went not ready.

Check: The DCI cable

> The Hard Disk Controller board or the SMD Controller board

The I/O Memory board

Hard disk fault condition during 36 I/0.

> Hard disk drive (unit 0) failure (drive fault line goes active).

Check: The DCI cable

The hard disk drive

37 Data late.

> The hard disk controller did not get service from the DMA chip in time to satisfy the hard disk.

37 (cont.) Check: The 8237 CPU

The DCI cable

The Hard Disk Controller board or the SMD Controller

board

The I/O Memory board

Data CRC.

JD CRC.

A Cyclical Redundancy Check (parity error) occurred in a sector read (for a data CRC), or in the address information of the sector (for an ID CRC). This generally means an error on the hard disk (unit 0).

Check: The hard disk

The data separator (on the Floppy Disk Controller board)

The disk drive cable

The Hard Disk Controller board or the SMD Controller board

3A Halt during execution.

The hard disk controller received a Halt command during execution of some other command. Usually this is due to a bad DCI cable.

Check: The DCI cable

The Hard Disk Controller board or the SMD Controller

board

The I/O Memory board

The 8237 CPU

Code (hex)	Meaning
3B	Sector not found.
	The sector in a read or write command was not found on the track (unit 0). This could be because no sector mark or no matching sector number was found.
	Check: The hard disk
	The data separator (on the Floppy Controller board)
	The disk drive cable
	The Hard Disk Controller board or the SMD Controller board
3C	Abnormal termination of command (no specified cause).
	The hard disk reported abnormal termination of a data command without reporting any cause.
	Check: The Hard Disk Controller board or the SMD Controller board
3D	Invalid disk parameters.
	The parameters returned by the hard disk controller, for either the number of sectors per cylinder or the number of cylinders per head, were zero.
	Check: The Hard Disk Controller board or the SMD Controller board

Not used. 3E

Not used. 3F

40 Boot timeout.

If the boot program cannot find a floppy or hard disk that is ready and contains a system image, before the communications routine times out (error code 0A2h), the program retries all devices. After four complete cycles, this error code is displayed, and the beeper sounds three times. This error code is displayed for 8 sec. If a video terminal is attached and the correct character is typed on the keyboard, Panel can be entered; otherwise the program recycles. After each subsequent set of four cycles, the error code is displayed for 5 sec, but the beeper does not sound again. The error codes that may be reported as 40h are 02h, 22h, 42h, 62h, 82h (no DCR); 08h, 28h, 48h, 68h, 88h (unit has no system image file); OEh, 2Dh, 4Dh, 6Dh, 8Dh (unit not ready); and OA2h (never polled).

41 to 5F Same as 21 to 3F.

These error codes are for disk unit 1; they are the same as those for disk unit 0.

60 RAM read/write test error.

An error occured during the read/write RAM test; all ones, all zeros, and the sum of DS and DI were written and then read and compared. This error code indicates that the comparison failed.

Check: I/O Memory board insertion

I/O Memory board

The 8237 CPU

61 to 7F Same as 21 to 3F.

These error codes are for disk unit 2; they are the same as those for disk unit 0.

80 RAM address test error.

An error occurred during the RAM addressing test. After the completion of the RAM read/write test, each RAM word must contain the sum of its own DS and DI. The RAM address test verifies that this is true. This error can result from a short that causes data for different addresses to be written to the same RAM. It can also be caused by memory that picks or drops bits when idle.

Check: I/O Memory board insertion

The I/O Memory board

The 8237 CPU

81 to 9F Same as 21 to 3F.

These error codes are for disk unit 3; they are the same as those for disk unit 0.

AO Communications data transfer.

Al Doing dump or boot.

This code is displayed at the start of a dump or boot; it is left there until the master protocol is initialized or until an error occurs. Once the protocol is established, the codes 0A0h and 0Alh are shown alternately after every successful data transfer. This does not indicate any problem. This code is cleared at the end of the boot or dump procedure.

A2 Never polled.

This indicates a nonfatal error and occurs when a disk waits 10 seconds for an initial poll from the master workstation. This error is reported during the boot initialization routine as part of error code 40h. It is never displayed in the LEDs of the keyboard.

Check: The communications cable

The I/O Memory board (SIO or RS-422 receivers)

Master workstation operating system must be running

A3 SIO error.

This error is shown when the SIO initialization routine detects an error in the SIO communications controller IC.

Check: The I/O Memory board (SIO port)

A4 8253 error.

The Clock Initialization routine detects an error in the programmable counter/timer IC.

Check: The I/O Memory board (8253)

A5 No SIM.

A RIM was sent to the master workstation, but no answering SIM was received. This can indicate that the workstation is able to receive but not transmit, or that the master workstation is able to transmit but not receive.

A5 (cont.) Check: The I/O Memory board (SIO or RS-422 receivers/drivers)

The master workstation

The communications cable

The master workstation CTOS operating system (for a crash)

A6

No UP in initialization (SNRM).

A UA or XID was sent to acknowledge the SIM sent by the master, but the master sent back an SNRM instead of a UA. This is probably caused by the master timing out while waiting for the UA or XID.

Check: The I/O Memory board (SIO or RS-422 receivers/drivers)

The master workstation

The communications cable

The master workstation CTOS operating system (for a crash)

A7

No UP in initialization (DISC).

A UA or XID was sent to acknowledge the SIM sent by the master, but the master sent back a DISC instead of a UA. The most likely cause is that switches are set for something other than fixed WsNumber mode, and the master workstation CTOS operating system is version 4.x or earlier, which does not accept the XID as valid protocol.

Meaning Code (hex)

A7 (cont.) Check: Switch settings

> The I/O Memory board (SIO or RS-422 receivers/drivers)

The master workstation

The communications cable

The master workstation CTOS operating system (for a

crash)

8A No UP in initialization.

> A UA or XID was sent to acknowledge the SIM sent by the master, but the master sent back something else instead of a UA.

The I/O Memory board (SIO or Check: RS-422 receivers/drivers)

The master workstation

The communications cable

No ID available. Α9

> The initialization routine listened to the communications line but never found a free ID number. This is usually caused by attaching more workstations to a line than the master workstation CTOS operating system can handle.

The master workstation CTOS Check: operating system (for a crash)

ID failure. AA

> The initialization routine found free ID numbers when it listened to the communications line, but errors were detected every time it tried to use a number. This error is usually

AA (cont.) due to a failure of the collision recovery algorithm; it can be overcome by pressing the reset button on the stations that have collided.

AB Read ID timeout.

The initialization routine timed out after 10 sec while listening to the communications line for an ID number. This error is generated only after some number of successful reads.

Check: The I/O Memory board (SIO or RS-422 receivers/drivers)

The master workstation

The communications cable

The master workstation CTOS operating system (for a crash)

AC Bad address (dump routine).

This error occurs when the workstation ID sent in a frame by the master workstation does not match the one expected. This error never is displayed on keyboard LEDs because the program continues to do a memory test and then boot.

AD Disconnected (dump routine).

The master workstation sends a DISC because of excessive line or protocol errors, because there is no file to which to write the memory dump, or because the file is not large enough for the entire dump. This error is never displayed on keyboard LEDs because the program continues to do a memory test and then boot.

Code (hex)	Meaning
AE AF BO	No UP: SNRM No UP: REJ No UP
	After the dump block was trans- mitted, an unexpected response was received from the master worksta- tion. These errors are never dis- played on keyboard LEDs because the program continues to do a memory test and then boot.
Bl	Read UI error.
	A bootblock (frame type UI) is expected, but another frame type is received.
	Check: The I/O Memory board
	Duplicate workstation ID
B2	Read SNRM error.
	A bootblock (frame type UI) is expected, but an SNRM is received.
	Check: The I/O Memory board (SIO)
В3	Disconnected.
	The master workstation decides to send a DISC due to excessive errors during transmission. This may be caused by having several workstations in the fixed WsNumber mode with the same switch settings.
	Check: The communications cables
	The I/O Memory board (SIO or RS-422 transmitters)
	Workstation IDs in fixed WsNumber mode (duplicate IDs)

B4 Bad checksum of system image.

The system image transferred from the master workstation is not a valid run file. Either the file is invalid, or the transmission was faulty or incomplete.

Check: Cluster workstation CTOS operating system file validity

Duplicate workstation IDs
(fixed WsNumber mode)

The I/O Memory board (SIO or RS-422 receivers)

The communications cables

The master workstation CTOS operating system or IOP (for a crash)

B5 Read error.

Excessive I/O errors occured while trying to read a bootblock.

Check: The I/O Memory board (SIO or RS-422 receivers)

The communications cables

B6 Read timeout.

During a read operation, no response was received from the master work-station.

Check: The master workstation CTOS operating system (for a crash)

B7 Write DMA count bad.

This error occurs after completion of a write operation, if the entire block has not been sent.

B7 (cont.) Check: The I/O Memory board (SIO)

The 8237 CPU

B8 Write timeout.

A write operation did not properly

go to completion.

Check: The 8237 CPU

The I/O Memory board (SIO or

8253)

B9 Bad bootblock format.

An illegal length bootblock was

received.

Check: The boot file format

BA DMA error.

After initializing the DMA for a read or write, the 8237 DMA controller does not contain the same information as was written to it.

Check: The 8237 CPU

The I/O Memory board

The Video board

BB to FE Not used.

FF Successful boot.

This is not an error. This code is displayed on the keyboard LEDs for one second just before the bootstrap ROM jumps into the program that it

loads.

# Common Bootstrap ROM Error Code Quick Reference List

In the following lists, x indicates a lighted LED; o indicates an unlit LED.

# Floppy Disk Controller Errors [f0]

K	Keyboard LEDs						
0	L	123	890	Code	Description		
0	0	000	000	00	Unused (possibly inoperative keyboard)		
0	0	000	oox	01	Starting floppy dump or boot		
0	0	000	oxo	02	No floppy disk controller (FDC)		
0	0	000	oxx	03	FDC did not become ready		
0	0	000	хоо	04	Data-in bit set in command		
0	0	000	xox	05	Data-in bit not set in result		
0	0	000	xxo	06	DMA not completed		
0	0	000	xxx	07	Volume home block checksum error		
0	0	oox	000	08	No file on floppy disk		
0	0	oox	oox	09	Run file checksum		
0	0	oox	oxo	OA	File header invalid		
0	0	oox	oxx	ОВ	FDC inconsistent		
0	0	oox	хоо	0C	Floppy disk drive became not ready during a seek		
0	0	oox	xox	0D	Invalid floppy disk command received		
0	0	oox	xxo	OE	Floppy disk drive not ready		
0	0	oox	xxx	OF	Floppy disk drive fault during seek/recalibrate		
0	0	oxo	000	10	Abnormal termination of seek		
0	0	oxo	oox	11	Floppy disk drive became not ready		
0	0	oxo	oxo	12	Invalid floppy disk command received		
0	0	oxo	oxx	13	Floppy disk drive not ready		

]	Keyb	oard	LEDs		
0	L	123	890	Code	Description
0	0	oxo	хоо	14	Floppy disk fault during data transfer
0	0	oxo	xox	15	End of cylinder
0	0	oxo	xxo	16	Data error: data field
0	0	oxo	xxx	17	Data error: ID field
0	0	oxx	000	18	Data late
0	0	oxx	oox	19	No data: wrong cylinder
0	0	ox x	oxo	1A	No data: bad cylinder
0	0	oxx	oxx	1B	No data
0	0	oxx	xoo	1C	Floppy disk is write protected
0	0	oxx	xox	1D	Missing address mark: data field
0	0	oxx	xxo	1E	Missing address mark: ID field
0	0	oxx	xxx	1F	Abnormal termination of command
0	0	хоо	000	20	ROM checksum error

Disk Unit 0 Errors [d0] (SMD Controller board [f0])

K	eyb	oard	LEDs		
0	L	123	890	Code	Description
0	0	xoo	oox	21	Starting disk dump or boot
0	0	xoo	oxo	22	No hard disk controller (HDC)
0	0	xoo	oxx	23	HDC did not become ready
0	0	xoo	xoo	24	Data-in bit set in command
0	0	xoo	xox	25	Data-in bit not set in result
0	0	xoo	xxo	26	DMA not completed
0	0	xoo	xxx	27	Volume home block checksum error
0	0	xox	000	28	No file on disk
0	0	xox	oox	29	Run file checksum
0	0	xox	oxo	2A	File header invalid
0	0	xox	oxx	2B	Disk Control register inconsistent
0	0	xox	xoo	2C	Invalid hard disk command received
0	0	xox	xox	2D	Drive not ready
0	0	xox	xxo	2E	Hard disk fault condition during seek/recalibrate
0	0	xox	xxx	2F	Abnormal termination of seek
0	0	xxo	000	30	Unit became not ready
0	0	ххо	oox	31	Invalid command: bad head
0	0	xxo	oxo	32	Invalid command: bad sector
0	0	ххо	oxx	33	Invalid command: bad cylinder
0	0	ххо	xoo	34	Invalid hard disk command issued
0	0	xxo	xox	35	Drive not ready
0	0	ххо	xxo	36	Hard disk fault condition during I/O
0	0	ххо	xxx	37	Data late
0	0	xxx	000	38	Data CRC

K	eyb	oard	LEDs		
0	L	123	890	Code	Description
0	0	xxx	оох	39	ID CRC
0	0	xxx	oxo	3A	Halt during execution
0	0	xxx	oxx	3B	Sector not found
0	0	xxx	xoo	3C	Abnormal termination of command
0	0	xxx	xox	3D	Invalid disk parameters
0	0	xxx	xxo	3E	(unused)
0	0	xxx	xxx	3F	(unused)
0	x	000	000	40	Boot timeout

Disk Unit 1 Errors [dl] (SMD Controller board [d0])

K	Keyboard LEDs					
0	L	123	890	Code	Description	
0	x	000	oox	41	Starting disk dump or boot	
0	x	000	oxo	42	No hard disk controller (HDC)	
0	x	000	OXX	43	HDC did not become ready	
0	x	000	xoo	44	Data-in bit set in command	
0	x	000	xox	45	Data-in bit not set in result	
0	x	000	xxo	46	DMA not completed	
0	x	000	xxx	47	Volume home block checksum error	
0	x	oox	000	48	No file on disk	
0	x	oox	oox	49	Run file checksum	
0	x	oox	oxo	4A	File header invalid	
0	x	oox	oxx	4B	HDC inconsistent	
0	x	oox	xoo	4C	Invalid hard disk command received	
0	x	oox	xox	4D	Drive not ready	
0	х	oox	xxo	4E	Hard disk fault condition during seek/recalibrate	
0	x	oox	xxx	<b>4</b> F	Abnormal termination of seek	
0	x	oxo	000	50	Unit became not ready	
0	x	oxo	oox	51	Invalid command: bad head	
0	x	oxo	oxo	52	Invalid command: bad sector	
0	x	oxo	oxx	53	Invalid command: bad cylinder	
0	x	oxo	xoo	54	Invalid hard disk command issued	
0	x	oxo	xox	55	Drive not ready	
0	x	oxo	ххо	56	Hard disk fault condition during I/O	
0	x	oxo	xxx	57	Data late	
0	x	oxx	000	58	Data CRC	

K	eyb	oard	LEDs		
0	Ĺ	123	890	Code	Description
0	x	oxx	oox	59	ID CRC
0	x	ox x	oxo	5A	Halt during execution
0	x	oxx	oxx	5B	Sector not found
0	x	ox x	хоо	5C	Abnormal termination of command
0	x	oxx	xox	5D	Invalid disk parameters
0	x	ox x	xxo	5E	(unused)
0	x	oxx	xxx	5F	(unused)
0	x	хоо	000	60	Memory read/write error

Disk Unit 2 Errors (FDC or HDC board [d2], SMD Controller board [d3])

K	eyb	oard			
0	L	123	890	Code	Description
0	x	xoo	oox	61	Starting disk dump or boot
0	x	хоо	oxo	62	No disk controller
0	x	xoo	oxx	63	HDC did not become ready
0	x	xoo	xoo	64	Data-in bit set in command
0	x	хоо	xox	65	Data-in bit not set in result
0	x	xoo	xxo	66	DMA not completed
0	x	xoo	xxx	67	Volume home block checksum error
0	x	xox	000	68	No file on disk
0	x	xox	oox	69	Run file checksum
0	x	xox	oxo	6A	File header invalid
0	x	xox	oxx	6B	Disk Controller register inconsistent
0	x	xox	хоо	6C	Invalid hard disk command received
0	x	xox	xox	<b>6</b> D	Drive not ready
0	x	xox	xxo	6E	Hard disk fault condition during seek/recalibrate
0	x	xox	xxx	6F	Abnormal termination of seek
0	x	ххо	000	70	Unit became not ready
0	x	xxo	oox	71	Invalid command: bad head
0	x	xxo	oxo	72	Invalid command: bad sector
0	x	xxo	oxx	73	Invalid command: bad cylinder
0	x	xxo	хоо	74	Invalid hard disk command issued
0	x	ххо	xox	75	Drive not ready
0	x	xxo	ххо	76	Hard disk fault condition during I/O
0	x	ххо	xxx	77	Data late

K	eyb	oard	LEDs		
0	L	123	890	Code	Description
0	x	xxx	000	78	Data CRC
0	x	xxx	oox	79	ID CRC
0	x	xxx	oxo	7A	Halt during execution
0	x	xxx	oxx	7B	Sector not found
0	x	xxx	xoo	7C	Abnormal termination of command
0	x	xxx	xox	<b>7</b> D	Invalid disk parameters
0	x	xxx	ххо	7E	(unused)
0	x	xxx	xxx	7F	(unused)

Disk Unit 3 Errors (SMD Controller board [d1])

	-	oard 123	LEDs 890	Code	Description
0	L	123	890		Description
x	0	000	oox	81	Starting disk dump or boot
x	0	000	oxo	82	No disk controller
x	0	000	oxx	83	HDC did not become ready
x	0	000	xoo	84	Data-in bit set in command
x	0	000	xox	85	Data-in bit not set in result
x	0	000	xxo	86	DMA not completed
x	0	000	xxx	87	Volume home block checksum error
x	0	oox	000	88	No file on disk
x	0	oox	оох	89	Rùn file checksum
x	0	oox	oxo	8A	File header invalid
x	0	oox	oxx	8B	HDC inconsistent
x	0	oox	xoo	8C	Invalid hard disk command received
x	0	oox	xox	8D	Drive not ready
x	0	oox	xxo	8E	Hard disk fault condition during seek/recalibrate
x	0	oox	xxx	8F	Abnormal termination of seek
x	0	oxo	000	90	Unit became not ready
x	0	oxo	oox	91	Invalid command: bad head
x	0	oxo	oxo	92	Invalid command: bad sector
x	0	oxo	oxx	93	Invalid command: bad cylinder
x	0	oxo	xoo	94	Invalid hard disk command issued
x	0	oxo	xox	95	Drive not ready
x	0	oxo	xxo	96	Hard disk fault condition during I/O
x	0	oxo	xxx	97	Data late
x	0	oxx	000	98	Data CRC

K	Keyboard LEDs					
0	L	123	890	Code	Description	
x	0	oxx	оох	99	ID CRC	
x	0	oxx	oxo	9A	Halt during execution	
x	0	oxx	oxx	9В	Sector not found	
x	0	ox x	xoo	9C	Abnormal termination of command	
x	0	oxx	xox	<b>9</b> D	Invalid disk parameters	
x	0	ox x	xxo	9E	(unused)	
x	0	oxx	xxx	9F	(unused)	

# Communications Errors (RS-422 Cluster Line)

K	eyb	oard			
0	L	123	890	Code	Description
x	0	хоо	000	AO	Communications data transfer
x	0	xoo	oox	Al	Doing dump or boot
x	0	xoo	oxo	A2	Never polled
x	0	xoo	oxx	A3	SIO error
x	0	xoo	хоо	A4	8253 error
x	0	хоо	xox	A5	No SIM
x	0	хоо	xxo	A6	No UP in initialization (SNRM)
x	0	xoo	xxx	A7	No UP in initialization (DISC)
x	0	xox	000	A8	No UP in initialization
x	0	xox	оох	A9	No ID available
x	0	xox	oxo	AA	ID failure
x	0	xox	oxx	AB	Read ID timeout
x	0	xox	хоо	AC	Bad address (dump routine)
x	0	xox	xox	AD	Disconnected (dump routine)
x	0	xox	xxo	AE	No UP: SNRM (dump routine)
x	0	xox	xxx	AF	No UP: REJ (dump routine)
x	0	xxo	000	во	No UP (dump routine)
x	0	xxo	oox	ві	Read UI error
x	0	xxo	oxo	B2	Read SNRM error
x	0	ххо	oxx	В3	Disconnected
x	0	xxo	xoo	B4	Bad checksum of system image
x	0	ххо	xox	В5	Read error
x	0	xxo	xxo	В6	Read timeout
x	0	ххо	xxx	В7	Write DMA count bad

Keyboard LEDs					
0	L	123	890	Code	Description
x	0	xxx	000	В8	Write timeout
x	0	xxx	oox	В9	Bad bootblock format
x	0	xxx	охо	BA	DMA error
x x	o x	xxx xxx	OXX XXO	BB to FE	(unused, except used by the CTOS operating system after boot is completed)
x	x	xxx	xxx	FF	Successful boot

# Standalone Bootstrap ROM Error Code Quick Reference List

The common ROM error codes listed after each error code description can be used to look up a full description of the error in the common ROM error code descriptions at the beginning of this section.

K	eyb	oard	LEDs		
0	L	123	890	Code	Description (Common ROM Error Code)
0	0	000	000	00	(unused) (00)
0	0	000	оох	01	No floppy disk controller (02)
0	0	000	oxo	02	FDC did not become ready (03)
0	0	000	oxx	03	Data-in bit set in command (04)
0	0	000	xoo	04	Data-in bit not set in result (05)
0	0	000	xox	05	DMA not completed (06)
0	0	000	xxo	06	Volume home block checksum error (07)
0	0	000	xxx	07	No file on floppy disk (08)
0	0	oox	000	80	Run file invalid (09, 0A)
0	0	oox	оох	09	Starting seek (01)
0	0	oox	oxo	OA	Floppy disk drive became not ready during a seek (OC)
0	0	oox	oxx	OB	Invalid floppy disk command received (OD)
0	0	oox	xoo	0C	Floppy disk drive not ready (OE)
0	0	oox	xox	0D	Floppy disk drive fault during seek/recalibrate (OF)
0	0	oox	xxo	OE	Abnormal termination of seek (10)
0	0	oox	xxx	OF	Starting data transfer (01)
0	0	oxo	000	10	Floppy disk drive became not ready (11)
0	0	oxo	оох	11	Invalid floppy disk command received (12)

O	eyb L	oard 123	LEDs 890	Code	Description
0	0	oxo	oxo	12	Floppy disk fault during data transfer (14)
0	0	oxo	oxx	13	Floppy disk fault during data transfer (14)
0	0	oxo	xoo	14	End of cylinder (15)
0	0	oxo	xox	15	Data error: data field (16)
0	0	oxo	ххо	16	Data error: ID field (17)
0	0	oxo	xxx	17	Data late (18)
0	0	oxx	000	18	No data: wrong cylinder (19)
0	0	oxx	oox	19	No data: bad cylinder (20)
0	0	oxx	oxo	1A	No data (1B)
0	0	oxx	oxx	1B	Floppy disk is write protected (1C)
0	0	oxx	xoo	1C	Missing address mark: data field (1D)
0	0	oxx	xox	1D	Missing address mark: ID field (1E)
0	0	oxx	xxo	1E	Abnormal termination of command (1F)
0	0	oxx	xxx	1F	ROM checksum error (20)
0	0	хоо	000	20	Memory read/write error (60)
0	0	xoo	oox	21	No disk controller (22)
0	0	xoo	oxo	22	HDC did not become ready (23)
0	0	xoo	oxx	23	Data-in bit set in command (24)
0	0	xoo	xoo	24	Data-in bit not set in result (25)
0	0	xoo	xox	25	DMA not completed (26)
0	0	xoo	xxo	26	Volume home block checksum error (27)
0	0	xoo	xxx	27	No file on disk (28)
0	0	xox	000	28	Run file invalid (29, 2A)
0	0	xox	oox	29	Starting seek (21)

Keyboard LEDs					
0		123	890	Code	Description
0	0	xox	oxo	2A	Disk became not ready during seek (2D)
0	0	xox	oxx	2B	Invalid Seek command: bad cylinder (2C)
0	0	xox	xoo	2C	Invalid Seek command (2C)
0	0	xox	xox	2D	Disk drive not ready during seek (2D)
0	0	xox	xxo	2E	Hard disk fault condition during seek/recalibrate (2E)
0	0	xox	xxx	2F	Abnormal termination of seek (2F)
0	0	xxo	000	30	Starting data transfer (21)
0	0	x xo	oox	31	Disk became not ready (35)
0	0	ххо	oxo	32	Invalid command: bad head (31)
0	0	xxo	oxx	33	Invalid command: bad sector (32)
0	0	xxo	xoo	34	Invalid command: bad cylinder (33)
0	0	xxo	xox	35	Invalid hard disk command issued (34)
0	0	ххо	xxo	36	Disk drive not ready (35)
0	0	ххо	xxx	37	Hard disk fault during I/O (36)
0	0	xxx	000	38	Data late (37)
0	0	xxx	oox	39	Data CRC (38)
0	0	xxx	oxo	3A	ID CRC (39)
0	0	xxx	oxx	3B	Halt during execution (3A)
0	0	xxx	xoo	3C	Sector not found (3B)
0	0	xxx	xox	3D	Abnormal termination of command (3C)
0	0	xxx	xxo	3E	Memory address error (80)
0	0	XXX	xxx	3F	Successful boot (FF)

### Cluster Bootstrap ROM Error Code Quick Reference List

The common ROM error codes listed after each error code description can be used to look up a full description of the error in the common ROM error code descriptions at the beginning of this section.

K	eyb	oard	LEDs		
0	L	123	890	Code	Description (Common ROM Error Code)
0	0	000	000	00	(unused) (00)
0	0	000	oox	01	No floppy disk controller (02)
0	0	000	oxo	02	FDC did not become ready (03)
0	0	000	oxx	03	Data-in bit set in command (04)
0	0	000	хоо	04	Data-in bit not set in result (05)
0	0	000	xox	05	DMA not completed (06)
0	0	000	xxo	06	Volume home block checksum error (07)
0	0	000	xxx	07	No file on floppy disk (08)
0	0	oox	000	08	Run file invalid (09, 0A)
0	0	oox	oox	09	Starting seek (01)
0	0	oox	oxo	OA	Floppy disk drive became not ready during a seek (OC)
0	0	oox	oxx	OB	Invalid floppy disk command received (OD)
0	0	oox	xoo	0C	Floppy disk drive not ready (OE)
0	0	оох	xox	OD	Floppy disk drive fault during seek/recalibrate (OF)
0	0	oox	xxo	OE	Abnormal termination of seek (10)
0	0	oox	xxx	OF	Starting data transfer (01)
0	0	oxo	000	10	Floppy disk drive became not ready (11)
0	0	oxo	oox	11	Invalid floppy disk command received (12)

_	eyb L	oard 123	LEDs 890	Code	Description
0					was the same of the transfer of the same o
0	0	oxo	oxo	12	Floppy disk fault during data transfer (14)
0	0	oxo	OXX	13	Floppy disk fault during data transfer (14)
0	0	oxo	xoo	14	End of cylinder (15)
0	0	oxo	xox	15	Data error: data field (16)
0	0	oxo	xxo	16	Data error: ID field (17)
0	0	oxo	xxx	17	Data late (18)
0	0	oxx	000	18	No data: wrong cylinder (19)
0	0	ox x	оох	19	No data: bad cylinder (20)
0	0	oxx	oxo	1A	No data (1B)
0	0	oxx	ox x	1B	Floppy disk is write protected (1C)
0	0	oxx	xoo	1C	Missing address mark: data field (1D)
0	0	oxx	xox	1D	Missing address mark: ID field (1E)
0	0	oxx	xxo	1E	Abnormal termination of command (1F)
0	0	ox x	xxx	1F	ROM checksum error (20)
0	0	xoo	000	20	Memory read/write error (60)
0	0	xoo	оох	21	DMA error (BA)
0	0	xoo	oxo	22	Waiting for poll (Al)
0	0	xoo	oxx	23	Never polled (A2)
0	0	xoo	xoo	24	SIO error (A3)
0	0	xoo	xox	25	8253 error (A4)
0	0	хоо	xxo	26	Writing SIM (Al)
0	0	xoo	xxx	27	No SIM (A5)
0	0	xox	000	28	No UP in initialization (A6, A7, A8)
0	0	xox	oox	29	Writing UA (Al)

K	eyb	oard	LEDs		
0	L	123	890	Code	Description
0	0	xox	oxo	2A	Writing dump (A1)
0	0	xox	ox x	2B	Waiting for UA (Al)
0	0	xox	хоо	2C	Bad address (dump routine) (AC)
0	0	xox	xox	2D	Disconnected (dump routine) (AD)
0	0	xox	xxo	2E	No UP (dump routine) (AE, AF, BO)
0	0	xox	xxx	2F	Dump successful (Al)
0	0	ххо	000	30	Reading bootblock (Al)
0	0	xxo	oox	31	Reading ACK (Al)
0	0	ххо	oxo	32	Read UI error (Bl)
0	0	xxo	oxx	33	Read SNRM error (B2)
0	0	xxo	xoo	34	Disconnected (B3)
0	0	xxo	xox	35	Bad checksum of system image (B4)
0	0	xxo	ххо	36	Read error (B5)
0	0	ххо	xxx	37	Read timeout (B6)
0	0	xxx	000	38	Write DMA count bad (B7)
0	0	xxx	oox	39	Write timeout (B8)
0	0	xxx	oxo	3A	Bad bootblock format (B9)
0	0	xxx	ox x	3B	(unused)
0	0	xxx	xoo	3C	(unused)
0	0	xxx	xox	3D	(unused)
0	0	xxx	xxo	3E	Memory address error (80)
0	0	xxx	xxx	3F	Successful boot (FF)

			• · · · · · · · · · · · · · · · · · · ·