# amdahl

AMDAHL 4705 Communications Processor Principles of Operation



### AMDAHL 4705 Communications Processor Principles of Operation

Publication Number:

G1033.0-01A

Part Number:

319583-600

July 1981

#### REVISION NOTICE

This is the second edition. The publication number of the first edition was F1056 0-01A.

#### ABSTRACT

This manual describes the principles of operation and system features for the Amdahl 4705 Communications Processor.

The topics covered include machine organization and configuration, operational and system characteristics.

#### READER COMMENT FORM

A reader comment form is provided at the end of this manual. If this form is not available, comments and suggestions may be sent to Amdahl Corporation. Technical Publications Department, Mail Stop 325, P.O. Box 470, Sunnyvale, CA 94086. All comments and suggestions become the property of Amdahl Corporation.

amdahl , amdahl 470 and amdac are registered trademarks of Amdahl Corporation. IBM is a registered trademark of IBM Corporation.

© 1980, 1981 Amdahl Corporation. All rights reserved. Printed in U.S.A.

All specifications are subject to change without notice.

#### PREFACE

This manual describes the differences between the IBM 3705-II Communications Processor (CP) and the Amdahl 4705 CP. It is assumed that the reader has knowledge of the 3705-II in that the Amdahl 4705's hardware architecture is compatible with that of the Release 4 fifth edition), of the IBM 3705 Principles of Operation.


#### CONTENTS

CHAPTER 1	DIFFERENCES N HARDWARE FEATURES	1-
CHAPTER 2	CENTRAL CONTROLLER	2-1
CHAPTER 3	TYPE 2 COMMUNICATION SCANNER AND LINE UNIT	3- 1
CHAPTER 4	TYPE 2 AND T PE 3 CHANNEL ADAPTERS	4-1
CHAPTER 5	TYPE 4 CHANNEL ADAPTER	5-1
APPENDIXES		
APPENDIX A	4705 INSTRUCTION EXECUTION TIME	A – 1
APPENDIX B	BASIC CONTRO. AND EXTENDED CONTROL MODES	B-1
B.1 CENT	RAL CONTROLLE	B-1
B.1.1	Mode Names	B-1
B.1.2	Differences Detween BC and EC Mode	B-2
B.1.3	Mode Switching Instruction	в-е
B.1.4	Programming Notes	В-8
B.2 TYPE	2 COMMUNICATION SCANNER	B-8
B.3 TYPE	2 AND TYPE 3 CHANNEL ADAPTER	B-9
APPENDIX C	INTERFACE CONTROL WORD	C - 1

#### CHAPTER 1

#### DIFFERENCES IN HARDWARE FEATURES

- CS1 (Type 1 Communication Scanner): Not supported.
- CAl (Type 1 Channel Adapter) : Not supported.



### CHAPTER 2 CENTRAL CONTROLLER

This chapter describes the d fferences between the 3705-II and 4705 with regard to central controller

Table 2.1 Symbols in "Difference" column (in Table 2.2, 3.1, 4.1, 5.1)

Symbol	37C5-II	4705	Description
A	Х	O	The function is supported by 4705 but not by 3705-II  IBM software * can be used in the 4705 (compatible).
IN	O	4 <sup>7</sup> 05 3706-II	The 4705 function is equivalent or includes the 3705-II function. IBM software * can be used in the 4705 (compatible).
I	0	х	The function is supported by the 3705-II but not by the 4705, or the definition is different.

\*: The term "IBM software' indicates the following program categories:

EP (Emulation Program)

NCP (Network Control 'rogram)

PEP (Partitioned Emulation Program)

Item No.	ltem .	Differ- ence	3705-11	4705	Remarks 3705-II POO page No., etc.)
1	Main storage capacity Dasic capacity	IN	32K bytos (32K bytes)	64K bytes	1-3 Storage
	Expanded capacity		32K bytes (32K bytes)	64K bytes	
	Maximum capacity		256K bytes (256K bytes)	512K bytes	
	Values in parentheses are those that can be read by IN X'70'.			Note: The maximum capacity differs by model.	
?	Full-bit configuration (data composed of bytes X, 0, and 1) 16 bits (byte X: Nothing) 18 bits (byte X: 2 bits)	1	Without extended addressing With extended ad- dressing	Defined as 4705 BC mode	3-1 Storage addressing . Basic control mode
	20 bits (byte X: 4 bits)	A	Not defined	Defined as 4705 EC mode See Appendix B	Extended control mode
3	Instruction execution time			See Appendix A	4-2 Figure 4.1
4	IN X'00 ~ 1F' Bit X.4 ~ X.5	A	Not defined	Not defined	Bits X4 and X5 of each GR

Table 2.2 - continued

Item No.	Item	Differ- ence	3705 <b>-</b> II	4705 BC mode	4705 EC mode	Remarks 3705-II POO page No., etc.)
5	OUT X'00 ∿ 1F' Bit X.4 ∿ X.5	A	Not defined	Not defined	Bits X4 and X5 of each GR	
6	IN X'70' Bit 0.1	A	Not defined	Not defined	1024K bytes	B-37
	IN X'70' Bit 0.2	A	Not defined	Not defined	512K bytes	
7	IN X'71' Bit X.4 ∿ X.5	A	Not defined	Not defined	Bits O and 1 of digit A	В-37
8	IN X'74' Bit X.4 ~ X.5	A	Not delined	Not defined	BIES A4 and A5 OI LAR	ס ט – מ
9	IN X'75' Bit X.4 ∿ X.5	A	Not defined	Not defined	Bits X4 and X5 of LER	
	IN X'75' Bit X.6 ∿ 0.5	A	Not defined	Bits X5 and X6 of LER (lagging error register) Upper address when a 1 - or 2 - bit error occurs in MS	Same as on the lef	t
	IN X'75' Bit 0.6 ∿ 0.7	. A	Not defined	MS type  0.6 0.7 Description 0 0 Not defined 0 1 MS type of this CCP 1 0 Not defined 1 1 Not defined	Same as on the lef	<b>t</b>

Note: BC = Basic Control; EC = Extended Control

Table 2.2 - continued

I tem	Item	Differ-	3705-II	4705 BC mode	4705 EC mode	Remarks 3705-II -P00 Page No., etc.)
	1.1 ∿ 1.7	A	Not defined	Syndrome bits 0 ∿ 6: Indicate the error bit position in code when 1 bit errors occur in MS.	Same as on the left	
10	IN X'76' Bit 0.7	I	Remote Prog. loader Ll	FDC L1	Same as on the left	B-38 (*)
11	IN X'77' Bit 1.1	I	Remote Prog. loader L3	FDC L3	Same as on the left	B-38 (*)
12	IN X'/E' Bit 1.5	A	Not defined	l-hit error Il (FCC corrected): Ll inter- rupt indicates occurrence of l-hit error	Same as on the left	В-40
	Bit 1.7	A	Not defined	Program trace L1: L1 interrupt occurs at each instruction execution in L2-5.		
13	IN X'7F' Bit 0.5	A	Not defined	ANS L3: L3 inter- rupt caused by ANS signal from external device.	Same as on the left	B-41
14	OUT X'71' Bit X.4 ∿ X.5	A	Not defined	Not defined	DR1 Bit X4 ∿ X5	B-41
15	OUT X'72' Bit X.4 ∿ X.5	A	Not defined	Not defined	DR2 bit X4 ∿ X5	B-41

Table 2.2 - continued

I tem	ltem	Differ- ence	3705-II	4705 BC mode	4705 EC mode	Remarks 3705-II -P00 page No., etc.)
16	OUT X'73' Bit X.6 ∿ X.7	A	Not defined	Not defined	Storage Key Address SKA bit X6 ∿ X7	B-41
17	Out X'77' Bit 0.3	A	Not defined	Reset ANS L3		B-41
	Bit 0.4	A	Not defined	Set ANS Busy		
	Bit 0.5	A	Not defined	Reset ANS Busy ANS Busy: Signar to indicate ANS execution to external device.	Same as on the left	
18	18 OUT X'78 Bit 0.0  Bit 0.1 Bit 1.0 Bit 1.1 Bit 1.2 Bit 1.5  Bit 1.6		Refer to POO,	Set EC mode (Extended control) Reset EC mode MS force bit LR force bit IR force bit Force modifier bit 1 Force modifier bit 2	Same as on the left	B-42
19	OUT X'79 Bit 0.3	I	Set FET Diagnostic mode	Not defined	Not defined	B-43
20	OUT X'7E' Bit 1.0	A	Not defined	Set mask bit for 1 bit error Ll	Same as on the left	B-49

Table 2.2 - continued

Item No.	Item	Differ- ence	3705-II	4705 BC mode	4705 EC mode	Remarks 5705-TI-P00 page No., etc.)
	OUT X'7F' Bit 1.0	A	Not detined	Reset mask bit for l bit error Ll	Same as on the left	B-49

<sup>\*:</sup> FDC for CP diagnosis as additional functions. The FDC hardware interface is the same as that of the RPL

### CHAPTER 3 TYPE 2 COMMUNICATION SCANNER AND LINE UNIT

This chapter describes the differences between the 3705-II and 4705 with regard to Type 2 Communication scanner CS2 and LUT (Line Unit).

Table 3.1 Differences between 3705-II and 4705 CS2 and LUT

Item No.	Item	Difference	3705-II	4705	Remarks 3705-II P00 page No., etc.)
1	Local storage	IN	96 words x 48 bits (46 + 2P)	128 words x 54 bits (51 + 3P)	7-1 Local Storage
2	Line address of line address bus	IN	8 bits	7 bits	7-3 Scan Addressing
3	Number of line addresses scanned	IN	96	96	7-3 Scan Counter

Table 3.1 - continued

Item No.	Item	Difference		3705-11			4705		Remarks 3705-II POO page No., etc.)
4	Scan limit example	IN When the scan limit is B'll', 4 times as many addresses are scanned as without the scan limit (96 lines).		When the scan limit is B'll', 8 times as many addresses are scanned as without the scan limit (96 lines).			7-3 Upper Scan Limit		
5	Scan limit list	IN		interfaces scanned	Interface addresses scanned	a	nterface Idresses ot scanned	Scan period (µs)	7-4 Fig. 7.2 Upper scan limit
			370 00 10 11 01	5-II   96   48   16   8	<b>11</b>	LIB1∿3 LIB1	Addr OnF,LIB4n6 ",LIB2n6 Addr 8nF,LIB1 and Addr OnF,LIB2-6		
			470 00 10 11 01	96 48 16 8		LIB1∿4 LIB1	Addr 0~F,LIB5~6 ",LIB2~6 Addr 8~F,LIB1 and Addr 0~F,LIB2~6	1 4	
6	Scan period of Address substitution	IN	12.8	3 µs		11.6	μs	New over the second discussion	7-4 Address substition

Table 3.1 - continued

Item No.	Item	Difference	3705-II	4705	Remarks 3705-II POO page No., etc.)
7	ICW	IN	46 bits + 2 parity bits (96 ICWs)	51 bits + 3 parity bits (128 ICWs)	7-5 Interface Control Word
8	ICW Input/Output instruction	IN	Input X'44', X'45', and X'47' Output X'43', X'44', X'45', X'46', and X'47'	Input X'44', X'45', X'47', and X'48' Output X'43', X'44', X'45', X'46', X'47' X'48'	7-5 ICW Modifica- tion
9	ICW bit 3 (Modem check)	IN	1. DR Off POF X'5', 'X7', X'8',X'9', X'A', X'B', X'D' X'C', X'D', X'E'	1. DR Off PCF X'5', X'7', X'8', X'9', X'A', X'B',	7-6 Bit 3 Modem Check
		IN	2. CS Off PCF X'9', X'A', X'B', X'D'	2. CS Off PCF X'9', X'A', X'B', X'C', X'D', X'E'	
		I	3. TTY echo check detection	3. None (Not supported)	
10	ICW drawing	IN	Fig. 7.4	See Appendix C Fig. 7.4	7-7 Fig. 7.4
11	ICW bits 34 ∿ 36	IN	Used as SDLC counter.	Used as the SDLC counter, and as the start-stop 10-bit space counter.	7-8 ICW Bits 34 ∿ 36
12	ICW bit 37	IN	Used by SDLC. Used by the	SDLC, and the start-stop 10-bit space counter (ICW bits 34 ∿ 37 are used).	7-8 ICW Bit 37
13	ICW bit 39	A	Reserved	Does not set ICW bit 3 (Modem Check) when this bit is 'l'. Sets PCF = 9 even when PCF = 8 and CS is OFF.	7-9 ICW Bits 39 ∿ 40

Table 3.1 - continued

Item No.	Item	Difference	3705-11	4705	Remarks P00 page No., etc.)
14	ICW bit 52	A	None	Specifies 1-bit/10-bit Space detection for receive break. 1: 10-bit space supervision 0: 1 bit space supervision	7-9
15	ICW bit 53	A	None	Sets to CS2 wrap mode when this bit is 1. Data is looped in the CS2.	7-9
16	LCD state X'l'	A	Reserved	Start-stop 8/6 bit control This state is for start-stop interfaces with an 8/6 format (that is, I start bit, 6 data bits, and I stop bit). When a character is sent to an interface, the 6 data bits must be placed in bits 2 ~ 7 of the PDF field as shown below. Characters received from the interface are in the same format when the scanner requests a character service interrupt. PDF bit positions 0 1 2 3 4 5 6 7 Character bits 0 0 X6 X5 X4 X3 X2 X1	
17	LCD state X'E'	A	Reserved	Enables BSC with arbitrary 5-8 unit SYN codes specified by OUT X'48'	7.10 LCD State X'E'

Table 3.1 - continued

Item No.	Item	Difference	3705-11	4705	Remarks (3705-II PO page No., etc.)
18	LCD state X'F'	I	See 7.10, "LCD State X'F'".	Sets LCD = F when Set mode/ transmission/reception specification error for line address or data in bus parity errors are detected.	7.10 LCD State X'F'
19	PCF state X'1'	I	With data rate selector bit	Without data rate selector bit	7.11 PCF State X'1'
20	LCD state X'1'	A	Reserved	Start-Stop 8/6	7.11 PCF State k'7:
41	FOR State A E	23.	NOL used	Transmission completion Ro ON	/.12 PCF State X'9'
22	PCF state X'E'	A	Not used	Same as PCF X'D' except that PCF X'E' is retained.	7.13
23	SDF bit 2 in Set mode	A	Not used	SDF bit 2: Send Data Control (SDC) Reverses all transmission data polarities by setting this bit to 1 in Set mode.	7.13 SDF Bits 0 ∿ 2
24	Feedback Check caused by SDF bits 5 and 6 in Set mode	I	<ul> <li>Sets to Feedback Check by setting SDF bit 5 to 1 in Set mode for the LS supporting start-stop only.</li> <li>Sets to Feedback Check by setting SDF bit 6 to 1 in Set mode for the LS only for business machine clock control.</li> </ul>	Does not set to Feedback Check for the 2 items on the left.	7.14 SDF Bit 5 SDF Bit 6

Table 3.1 - continued

I tem	Item	Difference	3705-II.	4705	Remarks (3705-II P00 page No., etc.)
25	SDF bit 7 in Set mode	I	See 7.14 SDF Bit 7.	Not used	7.14 SDF Bit 7
26	Warm up after POWER ON reset	IN	See 7.14 and Fig. 6.4.	Unnecessary	7.14 Business Machine Clocks
27	INPUT X'48' OUTPUT X'48'	A	Not used	Used	7.15 and 7.16 I/O Programming Considerations
28	ACU Line Set	IN	Line Set 1E	LS - NC1	7.16 Autocall Interface Operation
29	ACU Interface Feed- back Check	I	See 7.17 "SDF Bits 2 and 5"	None	7.17 SDF Bits 2 and 5
30	ACU Interface SDF bit 8	A	Not used	SDF bit 8 Retry Call Indication (RCI) Indicates that retry call is possible.	7.18 SDF Bits 8 and 9
31	Number of Input instructions	IN	6	8 (Input X'48' and Input X'4D' are added.)	7.18 Input Instructions
32	INPUT X'47'	IN	The ones counter, last line state, and NRZI control bit are used by the SDLC.	As stated on the left and the ones counter and last line state are also used as the start-stop 10-bit space supervisory counter.	7.19 INPUT X'47'

Table 3.1 - continued

I tem	Item	Difference	3705-II	4705	Remarks (3705-II POO page No., etc.)
33	INPUT X'48'	A	Not used	Input X'48 (ICW Input Register Bits 52, 53) This instruction may be used to determine the state of the LNG and LCL in the ICW that is set in the ICW input register. The interface address in the ABAR selects the proper scanner.  Refer to I/O Programming Considerations for conditions that set the ICW input register. For an interpretation of these bits, see the Interface Control Word Format.	
34	OUTPUT X'40'	IN	See 7.19 "OUTPUT X'40'".	• ICW: 51 bits • INPUT X'48' and INPUT X'4D' are added. • The OUTPUT X'40' and INPUT X'40' bit positions are different in EC mode (see OUTPUT X'78' CC). See Input/Output instruction table.	7.19 OUTPUT X'40

Item No.	Item	Difference	3705-11	4705	Remarks (3705-II P00 page No., etc.)
35	OUTPUT X'48'	A	Not used	OUTPUT X'48 (ICW bits 52 and 53) This instruction is used to set the state of ICW bits 52 and 53. The interface address in the ABAR at execution time selects the proper scanner and the associated ICW. For a detailed interpretation of these bits, see the Interface Control Word Format of this chapter.	7.20
36	SDLC PCF X'E'	A	None	Same function as PCF X'D'	7.21 ICW Bits 34 ∿ 36 ICW Bit 44 7.23 PCF State X'9'
37	Diagnostic Functions	See items 45 ∿ 48	(1) Diagnostic wrap (2) Modem wrap See 7.23. See items 45 ∿ 48.	Provided with the following CS2 diagnostic functions: (1) CS2 wrap (2) Diagnostic wrap (3) LUT loop These cannot be used in the ACU interface.	7.23 Diagnostic Function
38	Diagnostic wrap test	A	OUTPUT X'46' Byte 1, bit 0: This bit is 0.	OUTPUT X'46' Byte 1, bit 0: SDC (ICW bit 26) This bit must be set to 0	7.23 Diagnostic Wrap Test

Table 3.1 - continued

I tem	Item	Difference	3705-II	4705	Remarks (3705-II P00 page No., etc.)
38	(Continued)	I	Byte 1, bit 5: Data Rate Select (ICW bit 31) This bit may be 1 or 0.	Byte 1 bit 5: This bit is 0.	
39	Modem wrap test	I	Used	None	7.24 Modem Wrap Test
40	CS2 wrap	A	None	CS2 wrap Loops one arbitrary transmission line and more than one reception line in the same CS2 by the control program apposition to This function does not affect the lines without CS2 internal loop specification. The CS2 internal loop is specified by OUTPUT X '48' byte 0 bit 5 (LCL). The Set mode is not necessary since a line set is not used. Timing generated in the CS2 is used for setting the transmission speed; approximately 1400 bps. The modem information (CD, DR, and CI) are forcibly set to 1. The CS is set on when RS is on, and off when RS is off.	

Table 3.1 - continued

Item No.	Item	Difference	3705-II	4705	Remarks 3705-II PO( page No., etc.)
41	LUT loop	A	None	LUT loop Loops all lines in the line set with the LUT LOOP switch on the operator panel. This function simultaneously loops all lines (cannot loop specific lines only). Transmission speed is selec- ted by Oscillator Select l and 2. Modem information is the same as for the diagnosti- wrap.	
42	INPUT X'40'	A	Without EC mode	In EC mode, line address is set in from byte 0 bit 5 to byte 1 bit 5 of the register specified in the R operand.	B.6 INPUT X'40'
43	INPUT X'43'	IN	B.6 From byte 0 bit 0 to byte 1 bits 4 ∿ 7.	Byte 0 bit 0: LIB1 bit Clock Check This bit is set to 1 in the following cases: • Local Store or Data Out bus parity errors are detected in LIB1.	B.6 INPUT X'43'

Table 3.1 - continued

I tem	Item	Difference	3705-11	4705	Remarks 3705-II page No., etc.)	P00
43	(Continued)		(Continued)	• SWR or ICW address parity errors are detected during LIB1 scanning.  Byte 0 bits 2 ∿ 5 and byte 1 bits 4 and 5: Same as above.  Byte 0 bit 6: Interface Address Check		
				This bit is set to 1 when parity errors are detected in the line address for transmission from the CS2 to the LUT.  Byte 0 bit 7 and byte 1 bits 0 - 3: Same as for 3705-II.  Byte 1 bits 6 and 7: These bits are 0. Byte 1, bits 0 and 3: Indicate the corresponding address in LIB Units and sets the corresponding LIB1-6 Bit Clock Checks when a parity error is detected in the SC cycle.		

I tem No.	Item	Difference	3705-II	4705	Remarks 3705 II POC page No., etc.)
44	INPUT X'46'	IN	B.7	Forcibly sets byte 0 bit 1 (C1), byte 1 bit 2 (Dk), and byte 0 bit 3 (CD) to 1 in CS2 internal loop, diagnostic wrap, and LUT loop respectively. Sets byte 0 bit 0 (CS) to 1 when RS is on.	B.7 INPUT X'46'
45	ACU INPUT X'46'	A	Byte 0 bit 4: This bit is 0.	Byte 0 bit 4: This bit is set to 1 when RCI is on.	B.7 Autocall Interface Bits for INPUT X'46'
46	INPUT X'47'	A	Byte 0 bit 7 is '0'.	Byte 0 bit 7: FNCU bit	B.7 INPUT X'47'
47	INPUT X'48'	A	None	This instruction determines the state of the LNG and LCL bits.  The interface address in the ABAR selects the proper scanner and associated ICW. When this instruction is executed, the contents of the ICW input register, bit positions 52 and 53, are placed in the register specified by the Roperand. Byte 0 bits 0 - 3 and 6, and byte 1 bit 7 are set to 0.	B.8

Table 3.1 - continued

Item No.	Item	Difference	3705-11	4705	Remarks 3705-II P00 page No., etc.)
47	(Continued)		(Continued)	See I/O Programming Considerations in Chapter 7 for conditions that cause the ICW input register to be set. For an interpretation of these bits, see the Interface Control Word Format in Chapter 7.	
/, Q	יאסווד צייהי	٨	None	This instruction is used to check the state of CS2 and LUT connection. Sets 1 when the CS2 and LUT are connected.	R Addition
49	OUTPUT X'40'	A	Without EC mode	The contents of byte 0 bit 5 to byte 1 bit 5 in the register specified in the R operand are set to ABAR for EC mode. Instructions related to the ICW Input register are Input X'44', X'45', X'47', and X'48'.	B.8 OUTPUT X'40'
50	Scan limit	IN	Bit Scan 6 7 limit 0 1 8 1 1 16 1 0 48 0 0 96	Bit Scan 6 7 limit 0 1 8 1 1 16 1 0 48 0 0 96	B.8 OUTPUT X'42'

Table 3.1 - continued

Item	Item	Difference	3705-II	4705	Remarks 3705-II P00 page No., etc.)
51	оитрит х'43'	A	Byte O bits 5 and 6 are not used.	Reserve	B.8 OUTPUT X'43'
52	OUTPUT X'43'	IN	• Byte 1 bit 6 Disable Interrupt Request	• Byte 1 bit 6: This bit functions as follows:	B.9 OUTPUT X'43' Byte 1 Bit 6
			• Two scan periods (307.2 microseconds)	0.0 = 1 and 1.6 = 1: LUT connection request cancellation 0.1 = 1 and 1.6 = 1: LUT connection request • Two scan periods (370.2 microseconds)	Programming Note
53	OUTPUT X'47' Byte 1 bit 3	A	Reserved	FNCU The setting of this bit is placed in ICW bit position 39.	B.10 OUTPUT X'4/
54	OUTPUT X'48'	A	None	This instruction is used to specify the number of units and SYN code used in long-space supervision, CS2 internal loop, and LCD X'E'.  Byte 0 bits 0, 2, and 3: Not used.	B.10

Table 3.1 - continued

Item No.	Item	Difference	3705-II	4705	Remarks 3705-II P00 page No., etc.)
54	(Continued)		(Continued)	Byte 0 bit 1: SET UNIT & SYN CODE This bit must be set to 1 to specify an arbitrary unit (5-8) SYN code in BSC with OUTPUT X'48. Byte 0 bit 4: 10-bit Space Watch This bit is used to detect breaks with 10-bit/1-bit spacing when PCF X'9' is set in start-stop. 1: 10-bit spacing 0: 1-bit spacing 0: 1-bit spacing Byte 0 bit 5: CS local performs CS2 internal loop when this bit is 1. Byte 0 bits 6 and 7: Units 0 and 1 Specifies the number of units in LCD X'E'.  Bit Number of 0.6 0.7 units  1 1 8 1 0 7 0 1 6 0 0 5  Byte 1 bit 0 7 Specifies SYN code in LCD X'E'.	

Table 3.1 - continued

Item No.	Item	Difference	3705-11	4705	Remarks 3705-11 P00 page No., etc.)
54	(Continued)		(Continued)	OUT X'48'	
				Number 1.0 1.1 1.2 of units	1.3 1.4 1.5 1.6 1.7
				8	X5 X4 X3 X2 X1 X4 X3 X2 X1 1 X3 X2 X1 1 1 X2 X1 1 1 1
				Note: Number of units/SYN code cannot be specified for each line. All LCD X'E' lines in the same CS2 operate with the same number of units/SYN code.	X1: 2 <sup>0</sup> bits X8: 2 bits
55	Input/Output Instruction Summary Charts	IN	C.4 through C.6	See Appendix E. (External register list)	C.4 through C.6

### CHAPTER 4 TYPE 2 AND TYPE 3 CHANNEL ADAPTERS

This chapter outlines the differences between the 3705-II and 4705 with regard to Type 2 and Type 3 channel adapters. See Table 2.2 for symbols in the "Difference" column.

Table 4.1 Differences between 3705-II and 4705 CA2/3

Item No.	Item	Difference	3705-II	4705	Remarks
1	INPUT X'5F'	A	Not defined	Used for diagnoses. Input: Channel Bus In Byte 0 bits 0 ∿ 7: Channel Bus In bits 0 ∿ 7 Byte 1 bit 0: Channel Bus In parity bit	
2	Supports EC mode	A	Not defined	See B.3 for details.	

## THIS PAGE INTENTIONALLY LEFT BLANK

CHAPTER 5
TYPE4 CHANNEL ADAPTER

Table 5.1 indicates the differences between 3705-II and 4705 in the type-4 channel adapter (CA4).

Table 5.1 Differences between 3705-II and 4705 CA4

No.	Items	Difference	3705-II	4705	Remarks
1	Output X'58'	A	Unused	Used for diagnosis. Sets Channel Bus-Out data. Byte 0 bits 0-7: Channel Bus Out Bits 0-7 Byte 1 bit 1: Channel Bus-Out parity bit.	Effective only when CA4 is in Diag Wrap mode.
2	Input X'58'	Α	Unused	Used for diagnosis. Inputs Channel Bus-Out data. Bits 0-7 in byte 0: Channel Bus-Out bits 0-7 Bit 0 in byte 1: Channel Bus-Out parity bit.	Effective only when CA4 is in Diag Wrap mode.

Table 5.1 - continued

No.	Items	Difference	3705-II	4705	Remarks
3	Output X'5B'	А	Unused	Used for diagnosis. Sets Channel Tag-Out data. Bits U-5 in byte U: Channel Tag-Out data	Effective only when CA4 is in Diag Wrap mode.
4	Input X'5B'	A	Unused	Used for diagnosis. Inputs Channel Tag-Out and Channel Tag-Indata. Bits 0-5 in byte 0: Channel Tag-Indata Bits 0-5 in byte 1: CA is in busy state.	Effective only when CA4 is in Diag Wrap mode.
5	Laput X'5F'	A	Unused	Used for diagnosis. Inputs Channel Bus-Out data. Bits 0-7 in byte 0: Channel Bus-In bits 0-7 Byte 1, bit 0: Channel Bus-In parity bit.	Effective only when CA4 is in Diag Wrap mode.
<b>t</b> ,	Input X1601	A	Unde fined	Byte !, bit 7 CA4 Diag Wrap Mode.	
7	Output X'61'	A	Undefined	Byte 0, bit 0 Set Diag Wrap Mode.	

#### 4705 INSTRUCTION EXECUTION TIME

- (1) An instruction execution ime can be approximated according to the instruction listing Table A.4. To calculate an accurate instruction execution time the follow ag data must be considered.
- (2) One machine cycle (1  $\tau$ ) i 0.145  $\mu$ s.
- (3) A main storage (MS) cycle is as follows: Read cycle:  $3\tau$  Write cycle:  $4\tau$
- (4) One access to main storage allows 4-byte reading and writing.
  - Only one read/write cyc : is required when the Load/Store instruction data address is 4n (4-byte boundary); however, two read, write cycles are required when the Load/Store instruction data address is 4n + 2 (2-byte boundary)
  - The prefetching effect of branching at a 4n instruction data address is greater than that of one of 4n + 2.
- (5) If no instruction prefetching effect is expected, a fetch cycle time must be added.
  - An ordinary instruction execution time includes fetch and execute cycle times.
  - If prefetching effect is expected, the fetch cycle of the A4705 is '0' because the instruction prefetching buffer comprises 4-6 bytes. In this condition, instruction execution cycle is given in 1 and 3 of the "machine cycle" time columns in Table A.4.

    If prefetching effect is not expected, a maximum of one read cycle time is necessary as a fetch cycle.
    - · Give attention to the following to expect prefetching effect.

- When an instruction branches as shown in (4) above, the address must be 4n.
- Instructions of Type A (RR and RE: more than 2) and Type B (RS and RSA) must be mixed correctly.

Table A.1 Instruction step combinations and fetch cycles

		Fetch cycle
	A only	0
	A, A, A, $\underline{B}$ , A, A $\underline{B}$ A	0
	A A <u>B</u> A A <u>B</u> A A <u>B</u>	0
struction ep mbination	A <u>B</u> A <u>B</u> A <u>B</u>	When A requires 2 or more instruction execution cycles, the fetch cycle is 0.
	A B B A B B A B B	The fetch cycle is not 0.

Note: Upper lines of combination are more effective in prefetching.

- Since RA type instructions, especially LA instruction (the execution cycle is 1° for 4705 and 3T for 4705), are 4 bytes instruction, the prefetching effect is reduced; therefore, use of these instructions is not recommended.
- The execution time of a branching instruction or (the equivalent instruction) includes the fatch cycle for the succeeding instruction. See (2) in the "Machine Cycle" columns in Table A.4.

For example, the execution time of instruction B is execution cycle for B plus fetch cycle for RR.

The fetch cycle at branching depends on the length of the instruction: halfword or 2 halfword instruction.

Table A.2 Fetch cycle at branching

Instruction address	4n	4n +	2
Instruction length	_	НW	: HW
MS read cyc e	Or	ıce	Twice
Fetch cycle	3 1	ν 6τ	6 ∿ 9 =

(6) Load and Store instruction execution cycles

The Load and Store instruction execution cycles correspond to the cycles in 1 the "Machine cycle" columns in Table A.4. The details are as follows:

Table ... 3 Load and Store execution cycles

	4	705
Model		1
Data address	4n	4n + 2
Read r write cycle	Once	Twice
Load xecution cycle	6	9
Store execution cycle	7	11

- (7) The central cont oller is occupied when the following hardware conditions occur i.e., execution of an instruction is delayed by the time corresponding to the occupied area size.
  - One interrupt occurrence: Instruction execution is delayed or 5

    PCI interrup: 5 T

    Other interrupt: 4 T
  - One cycle stea ing: Instruction execution is delayed  $4\tau.$
  - Refresh time (3 $\tau$ ) is necessary every 15  $\mu$ s to protect the main storage, i.e., instruction execution is delayed 3 $\tau$ .

# THIS PAGE INTENTIONALLY LEFT BLANK

				Machi	ne cy	cle		·			Inst	tructio	n co	ode	e	<del></del>					hex.					
Instruction name	Pseudo code for in-	mat	Operand field		<b>*</b> 3	<b>*</b> 3	1	<del></del>	2 <sup>13</sup>	L		2 <sup>10</sup> 2 <sup>9</sup>	+	<del>-</del>		+		<del></del>	<del></del>	+	237	C latch	Z	X byte opera-	Function (*2	!)
паше	struc- tion	code	format				0	1	2	3	4		<del>-</del>	+		<del></del>			<del></del>	<del></del>	∿31			tion		
Branch	В			-	-	<u> </u>	1	0	1	0	1			<u>i</u>		<del>i</del>					A800				NA+T-IAR	-
Branch on C latch	BCL		Т				1	0	0	1	1	(-2	047	∿2(	T 047:		y mu	ılti	ple)	1:-	9800				C=1 NA+T+IAR	When con-
Branch on Z latch	BZL	RT			4	4	1	0	0	0	1					<u>.</u>					8800				Z=1·	ditions are not satis-
Branch on count	вст		R(N),T				1	0	1	1	1				1	,	1				8800				① (R)N-1-RN ② (R)N+0 NA+T-IAR	ifed. NA <del>-</del> IAR
Branch on bit	вв		R(N,M), T				1	1	М	М	1			1	М		1277 1y n				C800				Indication bit=1 NA+T - IAR	
Load reg immediate	LRI						1	0	0	0	0										8000	<b>≑</b> 0	= 0		I - RN	
Add reg immediate	ARI	]			-		1	0	0	1	0										9000	ov	= 0	Per- formed	(R)N+IRN	
Subtract reg	SRI						1	0	1	0	0										A000	< 0	= 0	Per- formed	(R)N-I→RN	. <del>.</del>
Compare reg	CRI	RI	R(N), I		3	-	1	0	1	1	0	f	N			L	(8 t	oits	.)		в000	<	=		(R)N-I *-RN	
EOR reg	XRI						1	1	0	0	0										C000	<b>+</b> 0	= 0		(R)N (+) I + RN	
OR reg immediate	ORI						1	1	0	1	0										<b>D000</b>	<b>+</b> 0	= 0		(R)N ∨ I → RN	
AND reg immediate	NRI						1	1	1	0	0										E000	<b>+</b> 0	= 0		(R)N ^ I — RN	
Test reg under mask	TRM						1	1	1	1	0				•	•		•			F000	<b>+</b> 0	= 0		(R)N ^I *-RN	
Load charac- ter reg	LCR						0				0				0 0	0	0	1	0 0	0	0008	E	= 0		(R)N2-RN1	
Add charac- ter reg	ACR						0				0				0 0	0	1	1	0 0	0	0018	ov	= 0	Per- formed	(R)N1+(R)N2-RN1	
Subtract character reg	SCR	RR	Rl(Nl)		4	-	0	R2	!	N2	0	Rl	Nl		0 0	1	0	1	0 0	0	0028	< 0	= 0	Per- formed	" _ " _ "	
Compare character reg	CCR		R2(N2)				0				0	ļ			0   0	1	1	1	0   0	0	0038	<	=		11	
EOR charac- ter reg	XCR						0	PO Mr. dans to Chamber			0				0 1	0	0	1	0   0	0	. 0048	<b>*</b> 0	= 0		" 💮 " 🚤 "	

				Machine	e cyc						truction										hex.							
Instruction name	Pseudo code for in- struc- tion	mat	Operand field format		*3	*3 ②		$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	03	04	05 06	07	10	11	12	13	14	15	16	1.7		C latch	Z latch	X byte opera- tion	Functi	on (¹	<b>*</b> 2)	
OR charac- ter reg	OCR						0			0			0	$\top$					-		0058	<b>+</b> 0	= 0		(R)N1 ∨ (R)N2	- RN	1	
AND charac- ter reg	NCR	RR	R1(N1) R2(N2)		4	-	0	R2	N2	0	Rl	N1	0	1	1	. 0	1	0	0	0	0068	<b>†</b> 0	= 0		" ^ "	- 11		
L chr. off- set reg	LCOR	-					0			0			0	1	1	1	1	0	0	0	0078	s	= 0		(R)N2 l bit right — RN1			
Insert CH and count	ICT	D.C.A	R(N),B		7		0		not	0	R	N	0	0	C	) 1	0	0	0	0	0010				(B)+1+B (before execu	tion	) —	RN
Store CH and count	STCT	RSA	K(N), b		8		0	be set		0		-	0	0	1	. 1	0	0	0	0	0030				① (B)+1-B before execu			(В
Insert character	IC		R(N),		6	-	0			1			0		D	(0	~ ∿ 12	 !7)			0800	E	= 0		((B)+D)-RN E	=0 =	(B)	= 680
Store character	STC		D(B)		7		0	В		1			1						·		0880				(R)N-(B)+D		"	= 680
Load halfword	LH	RS			6.	7	0	Give	. <b>.</b>	0	R		0				Ď			1	0001	<del>+</del> 0	= 0	0	((B)+D) <del>-</del> R	"		= 700
Store halfword	STH	1	R,D(B)		7	-	0	attent to B =		0	, = v		1	(0	∿12	27:	on ly	o mu	1.)	1	0081				(R)—(B)	+D "		= 700
Load	L				6,9	7,10	0			0	(R) =	0	0	1	10.11	27:	D onla	,	1	0	0002	<b>†</b> 0	= 0	Per- formed	((B)+D) - R	"		= 780
Store	st				7,11	-	0	J		0	J								1	0	0082			Per- formed	(R)—(B)	+D "		= 780
Load half- word reg	LHR						0			0			1					0			0080		= 0					
Add half- word reg	AHR						0			0			1	0	)   ( )	0 1	0	0	0	0	0090	ov	= 0					
Subtract halfword reg	SHR						0			0			]	. 0	)	1 0	0	0	0	0	00A0	<0	= 0					
Compare halfword reg	CHR	RR	R1,R2		4	5	0	R2		0	R1	L	]	. c	)	1 1	0	0	0	0	00в0	<	=		(R2) o (R1) (Operation instruction	defir )	ed t	y the
EOR half- word reg	XHR						0			0			]	1	l	0 0	) 0	0	0	0	0000	<b>+</b> 0	= 0		See RRC typ	e •		
OR half- word reg	OHR						0			0			!	1	ı :	0 1	. 0	0	0	0	0000	<b>+</b> 0	= 0					
AND half- word reg	NHR						0			0				1 1	1	1 (	0 ; 0	0	0	0	00E0	<b>†</b> 0	= 0		_			
L.HW with offset reg	LHOR						0			0				1	1	1	. 0	0	0	0	00F0	s	= 0					

				Mad	chin	е сус	cle					Ins	truc	tion	cod	e							hex.				
Instruction	Pseudo code		Operand				*3	2 <sup>15</sup>	214	213	2 12	2 <sup>11</sup>	210	29	28 2	7 2	6 2	5 2	4 23	22	2 <sup>1</sup>	20		С	Z	X byte	
name	for in- struc-		field format			1	2	00	01	02	03	04	05	06	07 1	0 1	1 1	2 1	3 14	15	16	17	∿37	latch	1 -	opera-	Function (*2)
•	tion	Çoue						0	1	2	3	4	5	6	7	8	9 1	0 1	1  12	13	14	15	∿31			tion	
Load reg	LR							0		•		0				1	0	0	0 1	0	0	0	0088	<b>+</b> 0	= 0	Per- formed	
Add reg	AR							0				0				1	0	0	1 1	0	0	0	0098	ov	= 0	"	
Subtract reg	SR							0				0				1	0	1	0 1	0	0	0	00AB	< 0	= 0	11	(R2) o (R1) →R1
Compare reg	CR	RR	R1,R2			4	5	0		R2		0		Rl		1	0	1	1 1	0	0	0	00B8	<	=	11	(Operation defined by the
EOR reg	XR							0				0				1	1	0	0 1	0	0	0	00C8	<b>+</b> 0	= 0	11	instruction) See RRC type.
OR reg	OR	1						0				0				1	1	0	1 1	0	0	0	00D8	<b>+</b> 0	= 0	"	
AND reg	NR	1						0				0				1	1	1	0 1	0	0	0	00E8	<del>+</del> 0	= 0	11	
L. with offset reg	LOR							0				0				1	1	1	1 1	0	0	0	00F8	s	= 0	11	
Branch and link reg	BALR					-	4	0				0				0	1	0	0 0	0	0	0	0040				① NA-R1 ② (R2 before execution)—IAR
Input	IN	PF.	D C			5	6	0		٤		0		D			r		1	1	0	0	000C			Per- formed	(E) - R
Output	OUT	İ	,	1	1	4	5	0				0	1		1				0	1	0	0	0004			"	(R)—E
Branch and link	BAL	RA	R,A			-	4	1	0	1	1	1				0	0	0	0	A			в800			"	① NA -R ② A - IAR
Load address	LA	I.C.	K,A			3	4	1	0	1	1	1	1			0	0	1	0	•	•		B820			**	A R
Exit	EXIT	EXIT				· <del>-</del>	4	1	0	1	1	1	0	0	0	0	1	0	0 0	0	0	0	в840				The program in the current level is completed and the program in the suspended level is executed.
	<u> </u>	1	<u> </u>	<u>.                                    </u>				00	01	02	03	. 04	05	06	07 1	0 1	1 1	2 1	3 14	15	16	17			<del>!</del>		

Notes: 1) C Latch

= 0	Operation result + 0
< 0	Operation result <
<	R1 < R2 or I
E	Bit 1 is even
ov	Operation result crefflows.
S	Right shift-out bi = 1

Z Latch


= 0	Operation result = 0
=	R1 = R2 or I

2) NA: Next Address, (IAR) + 2 or (IAR) + 4

May not coincide wi h the next execution address (NEA)

- 3) The machine cycle of th s CP is 0.145  $\mu s.$ 
  - (1) Stepping to A
  - 2) Branching


The 2 halfwo d instruction in the 2-type boundary: Value in the table  $+\ 3$ 



4) List: The value depend on whether it is in the 4-type boundary.

	4n + 0, 1	4n + 2, 3
L	6	9
ST	7	11

- 5) A 0.435  $\mu s$  refresh time must be reserved every 15  $\mu s,$  i.e., a 15  $\mu s$  instruction requires 15 435  $\mu s$  for execution.
- 6) An interrupt requires a extra 4 or 57.



:<u>}</u>

#### APPENDIX B

BASIC CONTROL AND EXTENDED CONTROL MODES

#### B.1 CENTRAL CONTROLLER

## B.1.1 Mode Names

- Data comprising bytes X, O, and 1 is defined as "Full Bits".
- . Modes are named according to bit width.

B

Table B.l Mode names

Item number	Number of bits of full bits	Data configuration	Difference	3705 <b>-</b> II	4705	Remarks 3705-II POO page No.,etc.)
1	16 bits	0,1 6,7 0,1 6,7 Byte 0 Byte 1	IN	Without Extended Addressing	Defined as 4705	Basic Control Mode
2	18 bits	67 01 67 01 67 Byte X Byte 0 Byte 1	IN	With Extended Addressing	BC mode	
3	20 hirs	45 6701 6701 67 Byte X Byte O Byte I	A	Not defined	Defined as 4705 EC mode	Extended Control Mode

Table B.2 Differences between BC and EC modes (CC)

Item	Difference	3705-TJ 4705 BC mode	4705 EC mode	Remarks 3705_TT P00 page No., etc.)
Accessible storage				3-1
[X'0' ∿ X'3PFFF'	IN	Can be accessed.	Can be accessed.	
X'40000' ~ X'FFFFF'	A	Cannot be accessed.	Can be accessed.	
Full-bit operation of ARI, SRI, ACR, SCR, LR, AR, SR, CR, XR, OR, NR, and LOR	IN	18 bits	20 bits	Items 4-10 show examples of instruction operations.
IN X'70' value is 32-214K bytes	IN	AEXC occurs when the storage address is the value specified by IN X'70' or more.	AEXC occurs when the storage address is the value specified by IN X'70' or more.	5-10 Address Exception
E N X'/O' value is	ĪŇ	AEXC does not occur.	11	
C IN X'70' value is 288 \( \sigma \) 992K bytes	Α.		11	
IN X'70' value is	A		AEXC does not occur.	
AR instruction full- bit operation example	A	(R1) = X'3FFFF' (R2) = X'00001' Result of (R1) + (R2)→R1 (R1) = X'00000' C = 1 (bytes X, 0 and 1 overflowed) Z = 1 (bytes X, 0, and	(R1) = X'FFFFF' (R2) = X'00001' Result of (R1) + (R2) → R1 (R1) = X'00000' C = 1 (bytes X, 0 and 1 overflowed) Z = 1 (bytes X, 0, and	4-7 Add Register
	Accessible storage addresses  X'0' ∿ X'3FFFF'  X'40000' ∿ X'FFFFF'  Full-bit operation of ARI, SRI, ACR, SCR, LR, AR, SR, CR, XR, OR, NR, and LOR  IN X'70' value is 32-214K bytes  A IN X'70' value is 256K bytes  C IN X'70' value is 288 ∿ 992K bytes  IN X'70' value is 1024K bytes  AR instruction full-	Accessible storage addresses  X'0' ~ X'3FFFF' IN  X'40000' ~ X'FFFFF' A  Full-bit operation of IN ARI, SRI, ACR, SCR, LR, AR, SR, CR, XR, OR, NR, and LOR  IN X'70' value is IN 32-214K bytes  A IN X'70' value is IN E 256K bytes C IN X'70' value is A 288 ~ 992K bytes IN X'70' value is A A A A A A A A A A A A A A A A A A A	Accessible storage addresses  X'0' \( \sim \text{X'3FFFF'} \)  X'40000' \( \sim \text{X'FFFFF'} \)  A Cannot be accessed.  Y'40000' \( \sim \text{X'FFFFF'} \)  Full-bit operation of ARI, SRI, ACR, SCR, LR, AR, SR, CR, XR, OR, NR, and LOR  IN X'70' value is 32-214K bytes  A IN X'70' value is IN AEXC occurs when the storage address is the value specified by IN X'70' or more.  A IN X'70' value is 256K bytes  C IN X'70' value is 288 \( \sim \text{992K bytes} \)  IN X'70' value is 1024K bytes  AR instruction full-bit operation example  A (R1) = X'3FFFF' (R2) = X'00001'  Result of (R1) + (R2) \( \text{R1} \)   Accessible storage addresses  X'40000' √ X'FFFFF'	

.

Table B.2 - continued

Item No.	Item	Difference	3705-II 4 <b>705 BC</b> mode	4705 EC mode	Remarks 3705-II POO page No., etc.)
5	ACR instruction full- bit operation example	A	(R1 N1 = 1) = X'3FFFF' (R2 N2 = 1) = X'00001' Pagult of (R1 N1 = 1) + (R2 N2 = 1) → R1 N1 (R1 N1) - X'00000' C = 1 (bytes 0 and 1 overflowed) Z = 1 (bytes 0 and 1 = 0)	(R1 N1 = 1) = X'3FFFF' (R2 N2 = 1) = X'00001' Result of (R1 N1 - 1) + (R2 N2 = 1) → R1 N1 (R1 N1) = X'40000' C = 1(bytes 0 and 1 overflowed) Z = 1 (bytes 0 and 1 = 0)	4-7 Add Character Register
6	ARI instruction full- bit operation example	A	(R N = 1) = X'3FFFF' I - X' 01'  REBUIL OF (R H I) + I + R N  (R N) = X'00000' C = 1 (bytes 0 and 1 overflowed) Z = 1 (bytes 0 and 1 = 0)	(R N=1) = X'3FFFF'  i = X' 01'  Result of (R N - 1)  1 R N  (R N) = X'40000'  C = 1 (bytes 0 and  1 overflowed)  Z = 1 (bytes 0 and 1  = 0)	4-8 Add Register
7	SR instruction full-bitoperation example		(R1) = X'00000' (R2) = X'00001' Result of (R1) - (R2) → R1 (R1) = X'3FFFF' C = 1 (bytes X, 0, and 1 < 0) Z = 0 (bytes X, 0, and 1 ≒ 0)	(R1) = X'00000' (R2) = X'00001' Result of (R1) - (R2) → R1 (R1) = X'FFFFF' C = 1 (bytes X, 0, and 1 < 0) Z = 0 (bytes X, 0, and 1 ≠ 0)	4-8 Subtract Register

<u>ا</u> ا

Table B.2 - continued

Item No.	Item	Difference	3705-II 4705. BC mode	4705 EC mode	Remarks 3705-11 P00 page No., etc.)
8	SCR instruction full-bioperation example	t A	(R1 N1 = 1) = X'30000' (R2 N2 = 1) = X'00001'	(R1 N1 = 1) = X'F0000' (R2 N2 = 1) = X'00001'	4-8 Subtract Character
			Result of (R1 N1=1) - - (R2 N2=1) $\rightarrow$ R1 N1 (R1 N1) = X'2FFFF' C = 1 (bytes 0 and 1 $\leq$ 0 Z = 0 (bytes 0 and 1 $\neq$ 0	Result of (R1 N1=1) - (R2 N2=1) $\rightarrow$ R1 N1 (R1 N1) = X'EFFFF' C = 1 (bytes 0 and 1 $\prec$ 0 Z = 0 (bytes 0 and 1 $\prec$ 0	Register
	SRI instruction full- bit operation example	A`	(R N = 1) = X'30000' I = X' 01'	(R N = 1) = X'F0000' I = X' 01'	4-9 Subtract Register
			Result of (R N=1) - I $\rightarrow$ RN (RN) = X'2FFFF' C = 1 (bytes 0 and 1 $<$ 0 Z = 0 (bytes 0 and 1 $\approx$ 0	Result of (R N=1) - I $\rightarrow$ RN (RN) = X'2FFFF' C = 1 (bytes 0 and 1 $<$ 0 Z = 0 (bytes 0 and 1 $\neq$ 0	Immediate
10	LOR Instruction full- bit operation example	A	<pre>(R2) = X'3FFFF' Result of (R2) shifted 1 bit to right → R1 (R1) = X'1FFFF' C = 1 (Shift-out bit = 1) Z = 0 (bytes X, 0, and 1 ≒ 0)</pre>	<pre>(R2) = X'FFFFF' Result of (R2) shifted 1 bit to right → R1 (R1) = X'7FFFF' C = 1 (Shift-out bit = 1) Z = 0 (byte X, 0, and 1 ≈ 0)</pre>	4-11 Load with Offset Register
	When BAL instruction field A is used in full bits	A	18 bits Field A is bits 14-31 (18 bits). F2806BC does not regard BAL	0 5 8 12 77 31 10111 R 0000 A 20 bits Field A is bits 12-32 (20 bits).	4-6 Branch and Link
			as invalid instruction even when bits 12 and 13 are 1.		

1

Notes: 1) C Latch

= 0	Operation result # 0
< 0	Operation result <
<	R1 < R2 or I
E	Bit 1 is even
OV	Operation result overflows.
S	Right shift-out bi = 1

Z Latch

= 0	Operation result = 0
=	R1 = R2 or I

2) NA: Next Address, (IAR) + 2 or (IAR) + 4

May not coincide wi h the next execution address (NEA)

- 3) The machine cycle of th s CP is 0.145  $\mu s$ .
  - (1) Stepping to A
  - (2) Branching

The 2 halfwc d instruction in the 2-type boundary: Value in the table  $+\ 3$ 

4) List: The value depend on whether it is in the 4-type boundary.

	4n + 0, 1	4n + 2, 3	
L	6	9	
ST	7	11	

- 5) A 0.435  $\mu$ s refresh time must be reserved every 15  $\mu$ s, i.e., a 15  $\mu$ s instruction requires 15.435  $\mu$ s for execution.
- 6) An interrupt requires a extra 4 or 57.

## APPENDIX B BASIC CONTROL AND EXTENDED CONTROL MODES

#### B.1 CENTRAL CONTROLLER

#### B.1.1 Mode Names

- . Data comprising bytes X, 0, and 1 is defined as "Full Bits".
- . Modes are named according to bit width.

Table B.l Mode names

Item number	Number of bits of full bits	Data configuration	Difference	3705-11	4705	Remarks 3705-II POO page No.,etc.)
1	16 bits	0,1 67 0,1 67 Byte 0 Byte 1	IN	Without Extended Addressing	Defined as 4705	Basic Control Mode
2	18 bits	Byte X Byte 0 Byte 1	IN	With Extended Addressing	BC mode	
3	20 bits	45.6701 6701 67 Byte X Byte O Byte I	A	Not defined	Defined as 4705 EC mode	Extended Control Mode

Table B.2 Differences between BC and EC modes (CC)

item No.	-	Item	Difference	3705-II 4705 BC mode	4705 EC mode	Remarks 3705 II POO page No., etc.)
1	i	cessible storage				3-1
	:   Х <sup>1</sup>	0'	TN	Can be accessed.	Can be accessed.	
	X t	40000' ∿ X'FFFFF'	A	Cannot be accessed.	Can be accessed.	
2	AR LR	all-bit operation of RI, SRI, ACR, SCR, R, AR, SR, CR, XR, R, NR, and LOR	IN	18 bits	20 bits	Items 4-10 show examples of instruction operations.
3	; 	IN X <sup>†</sup> 70 <sup>†</sup> value is 32-214K bytes	IN	AEXC occurs when the storage address is the value specified by IN X'70' or more.	AEXC occurs when the storage address is the value specified by IN X'70' or more.	5-10 Address Exception
	E	IN X'/O' value is 256K bytes	1N	AEXU does not occur.	"	
	C	IN X'70' value is 288 > 992K bytes	Α.		11	
		IN X'70' value is 1024K bytes	A		AEXC does not occur.	
4	1	R instruction full- it operation example	A	(R1) = X'3FFFF' (R2) = X'00001'	(R1) = X'FFFFF' (R2) = X'00001'	4-7 Add Register
et - t- a manufactura de la companya				Result of (R1) + (R2)→R1 (R1) = X'00000' C = 1 (bytes X, 0 and 1 overflowed) Z = 1 (bytes X, 0, and 1 = 0)	Result of (R1) + (R2)→R1 (R1) = X'00000'  C = 1 (bytes X, 0 and	

Item No.	Item	Difference	3705-II 4 <b>705</b> BC mode	4705 EC mode	Remarks 3705-II POO page No., etc.)
5	ACR instruction full- bit operation example	A	(R1 N1 = 1) = X'3FFFF' (R2 N2 = 1) = X'00001' Result of (R1 N1 = 1) + (R2 N2 = 1) → R1 N1 (R1 N1) = X'00000' C = 1 (bytes 0 and 1 overflowed) Z = 1 (bytes 0 and 1 = 0)	(R1 N1 = 1) = X'3FFFF' (R2 N2 = 1) = X'00001' Result of (R1 N1 - 1) + (R2 N2 = 1) + R1 N1 (R1 N1) = X'40000' C = 1(bytes 0 and 1 overflowed) Z = 1 (bytes 0 and 1 = 0)	4-7 Add Character Register
6	ARI instruction full- bit operation example	A	(R N = 1) = X'3FFFF'  I - X' 01'  Result of (R N - 1)  + [ + R N    (R N) = X'00000'  C = 1 (bytes 0 and  1 overflowed)  Z = 1 (bytes 0 and 1  = 0)	(R N=1) = X'3FFFF'  I - X' 01'  Result of (R N - 1)  + 1 R N  (R N) = X'40000'  C = 1 (bytes 0 and  1 overflowed)  Z = 1 (bytes 0 and 1  = 0)	4-8 Add Register
7	SR instruction full-bitoperation example		(R1) = X'00000' (R2) = X'00001' Result of (R1) - (R2) → R1 (R1) = X'3FFFF' C = 1 (bytes X, 0, and 1 < 0) Z = 0 (bytes X, 0, and 1 \ 0)	(R1) = X'00000' (R2) = X'00001' Result of (R1) - (R2) → R1 (R1) = X'FFFFF' C = 1 (bytes X, 0, and 1 < 0) Z = 0 (bytes X, 0, and 1 \ 0)	4-8 Subtract Register

Table B.2 - continued

Item No.	Item	Difference	3705-II <b>4705</b> , <b>ВС</b> mode	4705 EC mode	Remarks 3705-11 POO page No., etc.)
1	SCR instruction full-beoperation example	Lt A	(R1 N1 = 1) = X'30000' (R2 N2 = 1) = X'00001' Result of (R1 N1=1) - - (R2 N2=1) • R1 N1 (R1 N1) = X'2FFFF' C = 1 (bytes 0 and 1 < 0 Z = 0 (bytes 0 and 1 \( \) 0	(R1 N1 = 1) = X'F0000' (R2 N2 = 1) = X'00001' Result of (R1 N1=1) - (R2 N2=1) + R1 N1 (R1 N1) = X'EFFFF' C = 1 (bytes 0 and 1 < 0 Z = 0 (bytes 0 and 1 \ 0	4-8 Subtract Character Register
L	SRI instruction full- bit operation example	A	$(R \ N = 1) = X'30000'$ $I = X' \ 01'$ Result of $(R \ N=1) - I \rightarrow RN$ $(RN) = X'2FFFF'$ $C = 1 \ (bytes \ 0 \ and \ 1 < 0$ $Z = 0 \ (bytes \ 0 \ and \ 1 \ 0)$	$(R \ N = 1) = X'F0000'$ $I = X' \ 01'$ Result of $(R \ N=1) - I \rightarrow RN$ $(RN) = X'2FFFF'$ $C = 1 \ (bytes 0 \ and 1 < 0)$ $Z = 0 \ (bytes 0 \ and 1 \ \display 0$	4-9 Subtract Register Immediate
10	LOR Instruction full- bit operation example	A	<pre>(R2) = X'3FFFF' Result of (R2) shifted 1 bit to right → R1 (R1) = X'1FFFF' C = 1 (Shift-out bit = 1) Z = 0 (bytes X, 0, and 1 ≒ 0)</pre>	<pre>(R2) = X'FFFFF' Result of (R2) shifted 1 bit to right → R1 (R1) = X'7FFFF' C = 1 (Shift-out bit = 1) Z = 0 (byte X, 0, and 1 ≠ 0)</pre>	4-11 Load with Offset Register
	When BAL instruction field A is used in ful bits	A	18 bits  Field A is bits 14-31 (18 bits). F2806BC does not regard BAL as invalid instruction even when bits 12 and 13 are 1.	0 5 8 12 7 31 10111 R 0000 A 20 bits Field A is bits 12-32 (20 bits).	4-6 Branch and Link

Table B.2 - continued

Item No.	Item	Difference	3705-II, 4705 BC mode	4705 EC mode	Remarks 3705-II POO page No., etc.)
12	When LA Instruction field A is used in full bits	A	0 5 8 1/4 31  10111 R 001000 A  Field A is bits 14-32 8 bits (18 bits).	0 5 8 12 31 31 10111 R 0010 A Field A is bits 12-31 bits (20 bits).	4-11 Load Address
13	L instruction full- bit operation	1	Storage 0 7 0 7  address (B) ID  B C  R A B C  Bytex Byte0 Bytel The upper 14 bits of the 2 halfwords are ignored.	Storage U 7 U 7  (R) +D B C  Bytex Byte0 Bytel The upper 12 bits of the 2 halfwords are ignored.	4-9 Load
14	ST instruction full-bioperation		Storage 0 7 0 7  address B C  Bytex Byte0 Byte1  The upper 14 bits of the 2 halfwords account applicable.	Storage 0 . 7 0 7 address  B C A B C Bytex Byte0 Bytel  The apper 12 bits of the 2 half we do are not applicated.	4-12 Store

#### B.1.3 Mode Switching Instruction

OUTPUT X'78'





Fig. B.1 CUTPUT X'78'

- (1) Set all other bits to 0 for EC mode set or reset.
- (2) Set all unused bits to 0 for force check.
- (3) Time chart



- a. Automatically set to BC tode when IPL phase starts.
  - IPD phase start: in the following conditions:
  - · Power on
  - OUT X'79' bit 0.2 exection
  - · Panel RESET switch on
  - · CA receives WIPL comma d
  - · Panel LOAD switch on
  - · Machine check causes detected in other than IPL phase
- b. Set to EC mode with program L1 caused by the IPL between the first ST instruction and the last EXIT instruction.
- c. Restrictions of EC/BC of Pration immediately after switching to the EC mode:

Central controller: Nor a

Each adapter: Se

See each adapter specifications

Fig. B.2 IPL time chart

#### B.1.4 Programming Notes

- (1) The operation is set to BC mode after the IPL phase (BC mode even after ROS execution). The OUT instruction in the Set EC mode can be executed only once during Initial Load Program Phase 1.
- (2) Use the Reset EC mode for diagnoses only (do not use in normal operations).
- (3) Execute the Set IPL OUT Instruction when the dump program is completed and programs will be restarted.
- (4) General register bits X4 and X5 data cannot be transferred or retained between the BC and EC.
  - a. LA instruction in EC X'COOOO' -- R1
  - b. LR instruction in BC R1 R2 (R2) = X'00000'
  - c. LA instruction in BC X'OFFFF' R1
  - d. LR instruction in EC R1--R2 (R2) = X'OFFFF'R2 bits X4 and X5 become '0' (not '1') as a result of d. when executing instructions from a. to d. in this order.

#### B.2 TYPE 2 COMMUNICATION SCANNER

Input/Output instructions in BC/EC mode

BC mode IN X'40' fornat
OUT X'40' format




Fig. B.3 IN X'40'/OUT X'40' format

Table B.3 Differences between BC and EC modes (CA2/3)

Item No.	Item	Difference	3705-II 4705 BC mode	4705 EC mode	Remarks 3705-II POO page No., etc.)
1	Control word (CW) formats  1) Format for IN, OUT and OUT STOP	A		L_Flag   Ignored   Count	10~5
	2) Format for TIC		1 1 00x x0 01 2 3 4 1 3 14 15 16 30 31 Tgnored Next CW Chain Address	11   1   31   31   31   31   31   31	
				32 43 44 47 48 62 63	

Table B.3 - continued

Item No.	Item	Difference	3705-II 4 <b>705 BC</b> mode	4705 EC mode	Remarks 3705-II F00 page No., etc.)
2	INPUT X'52'	A	Byte 0 bits 0 ∿ 5 : These bits are 0.	Byte 0 bits $0 \sim 3$ : CSAR byte X, bits $4 \sim 7$ .	B-25
				Byte 0 bits 4 $\sim$ 5 : These bits are 0.	
3	INPUT X'58'	A	Byte 1 bits 6 ∿ 7 : CSAR byte X, bits 6 ∿ 7.	Byte 1 bits 6 and 7 : CSAR byte X, bits 6 ~ 7.	B-28
				Programming note: Ignore this bit.	

Note: See Table 2.1 for symbols in the "Difference" column.

THIS FAGE ENTENTIONALLY

LEFT BLANK

OUTPUT'46' OUTPUT'47' OUTPUT'48' 1.7 1.0 OUTPUT'45' 1.70.60.7 1.0 OUTPUT'46'1.70.60.71.01.10.41.3 1.516 1.7 0.0 0.40.5 OUTPUT '44' OUTPUT 0.4 0.0 Instruction COUTPUT'43' INPUT'48' 0.40.5 INPUT '44' 1.70.0 INPUT'45' 1.7 0.0 INPUT'47' 0.0 INPUT Instruction SCF 00 0102 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 3334 35 36 37 38 39 40 41 42 43 44 45 4647 48 49 50 51 52 53 PR RSV CTR SDF PCF BVVCDDGA LCD PDF ICW 0 1 0,1,2,3,4 0 1 2 3 4 5 6 7 0 1 2 3 0 1 2 3 0 1 2 3 4 5 6 7 8 9 0 1 2 s Q (\*1) (\*1)

• SBC : Stop bit check/receive break/abort (SDLC)

• SVR : Service Request

• OVR -: Character Overrun Underrun

• MCK : Modem Check

: Carrier Detect • CD

• FDR : Flag Detection (SDLC)/Disable Zero Insert Remembrance (SDLC)

: Program Flag • PG

• PAD : Pad Flag (SS)/CD Detection (SS)/ Disable Zero Insert Control (SDLC)

10 bit long space • CTR : Ones Counter (SDLC) counter (SS) • LLS : Last Line State (SDLC)

• DRQ : Display Request

• L2 : Level 2 Interrupt Pending

• PRO.1: Priority 0.1

• NRZI : NRZI Control (SDLC)

• LNG : Long Space Bit - Long-space (10 bits) Supervision

• LCL : CS2 Local Test

SDE (Serial Data Field)

SDF	(Derrar	Data	IIC.	
		<del></del>		_

	Set mode	ACU
0		! LR
1		PI
2	SDC	CRQ
3	WRP	DLO
4	ER	PMD
5	SYN	DPR
6	EXT	DSC
7		ACL
8	osc0	RCI
9	OSC1	

PDF (Parallel Data Field)

		Other than ACU		
	AUU	Send mode	Receive mode	
0		SD7	RD7	
1		" 6	" 6	
2		" 5	" 5	
3		" 4	" 4	
4	Digit No. 8	" 3	" 3	
5	Digit No. 4	" 2	" 2	
6	Digit No. 2	" 1	" 1	
7	Digit No. 1	" 0	" 0	

ON: 10-bit space supervision OFF: 1-bit space supervision

,		

## LCD (Line Control Definer)

	LCD Definition	Remarks	
0	Start/stop 9/6		
1	Start/stop 8/6		
2	Start/stop 8/5		
3	ACU		
4	Start/stop 8/7		
5	Start/stop 10/7		
6	Start/stop 10/8	·	
7	Start/stop 11/8		
8	Monitor SDLC FLAG		
9	SDLC 8 BIT BYTE length		
A	Not used		
В	Not used		
С	BSC EBCDIC		
D	BSC USASCII	-	
E	BSC SBT etc.	Specified by OUT '48'	
F	Feedback Error	Data in errors, etc.	

#### PCF (Primary Control Field)

	Start-stop	Synchronous	SDLC	ACU
0	No op	No op	No op	No op
1	Set mode	Set mode	Set mode	
2	DR ON supervision	DR ON supervision	DR ON supervision	
3	CI/DR ON supervision	CI/DR ON supervision	CI/DR ON supervision	
4		SYN supervision	Flag supervision (ignores DR)	ACL, DSC, PWD supervision
5		SYN supervision (supervision DR)	Flag supervision (supervision DR)	ACL, DSC, and RCI supervision
6	The state of the s	and the second second second second second	Flag reception	
7	Reception	Reception	INFO reception	
8	Transmission (initial)	Transmission (initial)	Transmission (initial)	Digit valid
9	Transmission (normal)	Transmission (normal)	Transmission (normal)	
A	Break Lidnsaks : ko.	Transmission	Transmission with NEW SYNC	
B	Transmission inversion setup			
С	Transmission inversion RS OFF	Transmission inversion RS OFF	Transmission inversion RS OFF	
D	Transmission inversion RS ON	Transmission inversion RS ON	Flag transmission	
E	Transmission completion RS ON	Transmission completion RS ON	Flag trans- mission	
F	Disable	Disable	Disable	Disable

Note: ICW bits 40 and 45-51 are not used.

Fig. C.1 ICW

	· .	



AMDAHL CORPORATION 1250 EAST ARQUES AVENUE P.O. BOX 470 SUNNYVALE, CALIF ) RNIA 94086

#### **READER COMMENT FORM**

#### WE WOULD APPRECIATE YOUR COMMENTS AND SUGGESTIONS FOR IMPROVING THIS PUBLICATION.

Publication No. Title	Current Date
How did you use this publication?  ☐ Study ☐ Installation ☐ Sales ☐ Reference ☐ Maintenance ☐ Operations	What is your occupation?
What is your overall rating of this publication?  ☐ Very Good ☐ Fair ☐ Very Poor ☐ Good ☐ Poor	Is the material presented effectively?   □ Well organized □ Fully covered □ Clear   □ Correct □ Well illustrated
Please enter your other comments below. If you were in an specific, if possible; give page, column, and line number rel	ny way dissatisfied with this publication, we would like to know why. Be ferences where applicable.
All comments and suggestions become the property of Amdahl Corporation.	Your name & return address (include ZIP code):



NO POSTAGE NECESSARY IF MAILED IN THE UNITED STATES

## **BUSINESS REPLY MAIL**

FIRST CLASS

PERMIT NO. 741

SUNNYVALE, CA

POSTAGE WILL BE PAID BY ADDRESSEE

ATTENTION: TECHNICAL PUBLICATIONS

M/S 323



AMDAHL CORPORATION 1250 EAST ARQUES AVENUE P.O. BOX 470 SUNNYVALE, CALIFORNIA 94086

FOLD AND TAPE