

## **Operation Manual**

# PARALLEL I/O CONTROLLER MDX-PIO

OPERATIONS MANUAL
FOR
MDX-PIO
(MK79606)
also contains
MK3881
Parallel I/O Controller
Technical Manual
(MK78506)

	y	
	y	

## TABLE OF CONTENTS

SECTION Number	PARAGRAPH NUMBER		PAGE IUMBER
1		GENERAL INFORMATION	
-	1-1	MD SERIES GENERAL DESCRIPTION	1-1
	1-4	MDX-PIO GENERAL DESCRIPTION	
2		PARALLEL INTERFACE FUNCTIONAL	
		DESCRIPTION	
	2-1	INTRODUCTION	2-1
	2-3	CONNECTORS	2-1
	2-5	RESISTOR TERMINATORS	2-1
	2-8	HANDSHAKE LINE BUFFERS	2-2
	2-10	PORT A DATA BUFFER	2 - 4
	2-12	PORT B DATA BUFFER	2 - 4
	2-16	HEADER AND JUMPER INFORMATION	2-6
	2-21	PORT ADDRESSES	2-12
	2-25	INTERRUPTS	2-16
	2-29	INTERRUPT SERVICING	2-17
	2-33	DAISY CHAIN	2-18
3		SPECIFICATIONS	
	3 - 1	ELECTRICAL SPECIFICATION	3-1
	3 - 2	WORD SIZE	3 – 1
	3-3	IO ADDRESSING	3-1
	3 – 4	I/O CAPACITY	3 – 1
	3 <b>-</b> 5	INTERRUPTS	3 - 1
	3 - 6	SYSTEM CLOCK	3 – 1
	3 – 7	I/O DRIVERS	3 – 2
	3 - 8	TERMINATORS	3-3
	3 <b>-</b> 9	PARALLEL BUS INTERFACE	3 - 3
	3-10	POWER SUPPLY REQUIREMENTS	3-3

## TABLE OF CONTENTS Cont.

SECTION Number	PARAGRAPH NUMBER	TITLE	PAGE NUMBER
	3-11	OPERATING TEMPERATURE	3 - 3
		RANGE	
	3-12	MECHANICAL SPECIFICATIONS	3 - 4
	3-13	CARD DIMENSIONS	3 - 4
	3-14	CONNECTORS	3 - 4
APPENDIX	Α	FACTORY REPAIR	A-1
		LIMITED WARRANTY	A - 2
APPENDIX	В	SCHEMATICS	
APPENDIX	<b>C</b>	ASSEMBLY DRAWING AND PARTS AN	D LIST

## LIST OF FIGURES

FIGURE		PAGE
NUMBER	TITLE	NUMBER
1-1	BLOCK DIAGRAM OF MDX-PIO	1 - 4
1-2	BOARD PHOTO	1-6
2-1	GENERALIZED PARALLEL I/O INTERFACE	2-3
2-2	CONTROL HEADER STRAPS FOR PARALLEL PORTS	2 <b>-</b> 5
2-3	PARALLEL I/O INTERFACE #1 AS SHIPPED FROM FACTORY	2-10
2-4	PARALLEL I/O INTERFACE #2 AS SHIPPED FROM FACTORY	2-11
2-5	PIO #1 WORK SHEET	2-13
2-6	PIO #2 WORK SHEET	2-14
2 <b>-</b> 7	PRIORITY INTERRUPT STRUCTURE	2-19

### LIST OF TABLES

TABLE		PAGE
NUMBER	TITLE	NUMBER
1-1	PORT ADDRESS TABLE	1 - 5
1-2	P1 CONNECTOR PINOUT	1 - 7
1-3	J1 and J2 PINOUT	1-8
2-1	AS SHIPPED HANDSHAKE POLARITY	2-2
2-2	PORT B BUFFER OPTIONS	2 <b>-</b> 4
2-3	HANDSHAKE STRAP OPTION	2 <b>-</b> 7
2-4	PORT B (XX2 <sub>28</sub> or XX6 <sub>8</sub> ) CONTROL	2-8
	LINE STRAP OPTIONS	
2 <b>-</b> 5	PORT A (XXO <sub>8</sub> or XX4 <sub>8</sub> ) CONTROL	2-9
	LINE STRAP OPTIONS	
2 <b>-</b> 6	ADDRESS CONFIGURATION AS SHIPPED	2-12
2-7	ADDRESS HEADER PINOUT	2-15
2-8	PRIORITY CHAIN STATUS DEFINITION	2-18

#### SECTION 1

#### GENERAL INFORMATION

#### 1-1. MD SERIES GENERAL DESCRIPTION

- 1-2. MD series and the STD BUS were designed to satisfy the need for low cost OEM microcomputer modules. The STD BUS uses a motherboard interconnect system concept and is designd to handle any MD Series card in any slot. The modules for the STD BUS are a compact 4.5  $\times$  6.5 inches providing for system partitioning by function (RAM,EPROM, I/O). This smaller module size makes system packaging easier while increasing MOS-LSI densities provide high functionality per module.
- 1-3. The MD series of OEM microcomputer boards and the STD BUS offer the most cost effective system configuration available to the OEM system designer.

#### 1-4. MDX-PIO GENERAL DESCRIPTION

- 1-5. The parallel I/O controller (MDX-PIO) is a highly versatile unit designed to provide a variety of methods for inputting and outputting data from the MD series microcomputer system. The system is designed around two Mostek MK3881 Z80-PIO parallel I/O controllers which give four independent 8-bit I/O ports with two handshake (data transfer) control lines per port. All I/O lines are buffered and have provision for termination resistors on board. All port lines are brought to two 26 pin connectors; two ports per connector. Logically, each port pair A & B (connector) looks similar (depending upon jumper options) to the on-card PIO devices.
- 1-6. Figure 1-1 illustrates in block diagram form the major functional elements of port pair A and B of PIO 1. These


elements can be defined as the resistor termination networks, data buffers, port configuration control, MK3881 PIO, and address decode and data bus buffers. Input and output from the ports are provided through J1, a 26 pin connector. This connector provides data paths for the two ports and their respective handshake signals.

- 1-7. One 14-pin socket is provided per port for resistor dual in line packages so that terminations may be placed on the data lines. A parallel termination is provided for each 8-bit port data line plus the input strobe  $(\overline{STB})$  handshake line. The MDX-PIO is normally shipped with four 1K Ohm pullup terminators. In addition to the parallel termination resistors, the ready (RDY) handshake output line is series terminated with a 47 Ohm resistor.
- Port A and B data bus lines are buffered using quadruple non-inverting transceivers. The buffers can be configured using port configuration jumpers to provide fixed Input, fixed Output bidirectional (Port A only) signals. In addition the transceivers are configured such that Port B direction can be selected in 4-bit sections. The transceivers are mounted in easily replaced with their sockets S 0 that they can bе complements in order to achieve a polarity change if desired.
- 1 9. The handshake lines are also fully buffered. The port configuration control provides jumper options to independently control the polarity or "sense" of each handshake line so as to further ease the interfacing between the MDX-PIO peripheral devices. The MK3881, PIO parallel I/O controller, is the heart of the module. This circuit is a fully programmable two port device which provides a wide range of configuration Any one of four distinct modes of operation can be selected for a port. They are byte output, byte input, byte bidirectional (Port A only) and bit control mode. The PIO also

automatically generates all handshaking signals in the above modes. The PIO permits total interrupt control so that full usage of the MDX-CPU interrupt capabilities can be utilized during I/O transfers. Also the PIO can be progammed to interrupt the CPU on the occurence of a specified status condition in a specific peripheral device. The PIO circuit will provide vectored interrupts and maintain the daisy chain priority interrupt logic compatible with the STD BUS.

1-10. The address decoding, interface and bus management for the board is performed by the address decode and data bus circuit. Each MDX-PIO port has two addresses; one for control and one for Data. A total of eight addresses are utilized per board. These addresses are defined in the table below.

FIGURE 1-1 BLOCK DIAGRAM OF MDX-PIO



## PORT ADDRESS TABLE TABLE 1-1

	PIO 1		PIO 2		
	PORT A	<u>PORT B</u>	PORT A	PORT B	
Data	X X O <sub>8</sub>	XX2 <sub>8</sub>	x x 4 <sub>8</sub>	X X 6 8	
Control	XX1 <sub>8</sub>	XX3 <sub>8</sub>	XX5 <sub>8</sub>	XX7 <sub>8</sub>	

1-11. The XX symbols stand for the upper 5 bits of the I/O channel address. These bits are jumper selectable on the MDX-PIO board in order to provide address selectable fully decoded ports. The circuitry for the other two ports provided by PIO #2 is identical to PIO #1. The port configuration logic, buffers, termination and pin out on connector J-2 is duplicated for PIO #2. These two ports share the address decode and data bus buffer circuitry with PIO #1. The only differences are in the address decoding as given in the port address table, and PIO #2 is lower priority in the daisy chain interrupt structure.

1-12. For programming and detailed information on the MK3881 refer to the MK3881 Parallel I/O Controller Technical Manual (MK78506).

FIGURE 1-2 BOARD PHOTO WITH OVERLAYS




TABLE 1-2 P1 CONNECTOR PINOUT

	Component Side			Circuit Side				
	PIN	Mnemonic	Signal Flow	Description	Pin	Mnemonic	Signal Flow	Description
Logic Power Bus	1 3 5	+5 V G N D	I n I n	+5 Volts DC (Bussed Digital Ground (Bussed)	2 4 6	+5 V G N D	I n I n	+5 Volts DC (Bussed) Digital Ground (Bussed)
Data Bus	7 9 11 13	D3 D2 D1 D0	In/Out In/Out In/Out In/Out	Low Order Data Bus Low Order Data Bus Low Order Data Bus Low Order Data Bus	8 10 12 14	D7 D6 D5 D4	In/Out In/Out In/Out In/Out	High Order Data Bus
Address Bus	15 17 19 21 23 25 27 29	A 7 A 6 A 4 A 3 A 2 A 1 A 0	Out Out Out Out Out Out Out Out	Low Order Address Bus	16 18 20 22 24 26 28 30	A15 A14 A13 A12 A11 A10 A9 A8	Out Out Out Out Out Out Out Out	High Order Address Bus High Order Address Bus
Control Bus	31 33 35 37 39 41 43 45 47 49 51	WR IORQ STATUS 1* SYSRESET* CLOCK* PCO	Out	Write to Memory or I/O I/O Address Select  CPU Status Interrupt Acknowledge  System Reset Clock from Processor Priority Chain Out	3 2 3 4 3 6 3 8 4 0 4 2 4 4 4 6 4 8 5 0 5 2	RD INTRQ PCI	Out In In	Read to Memory or I/O  Interrupt Request  Priority Chain in
Power Bus	55							

<sup>\*</sup>Low level active indicator

TABLE 1-3 J1 AND J2 PINOUT

PIN	DESCRIPTION	PIN	DESCRIPTION
_			
1	A RDY	14	GND
2	A STB	15	GND
3	A7	16	A 6
4	A5	1 7	A4
5	А3	18	A2
6	A1	19	Α0
7	B 0	20	B1
8	B2	21	B3
9	B 4	22	B 5
10	B6	23	B 7
11	BSTB	24	GND
12	BRDY	25	GND
13	Polarization Pin	26	Polarization Pin

#### SECTION 2

#### PARALLEL INTERFACE FUNCTIONAL DESCRIPTION

#### 2-1. INTRODUCTION

2-2. Two Parallel I/O Controllers (MK3881) are included on the MDX-PIO Board. This gives four independent 8-bit I/O ports with two handshake (data transfer) control lines per port. All I/O lines are TTL buffered and have provision for termination resistors on board. All port lines are brought to two 26 pin connectors; two ports per connector. Logically each port pair (connector) looks similar to the on-card PIO devices. Figure 1 shows a diagram of a generalized paralled I/O ports.

#### 2-3. CONNECTORS

2-4. The two 26-pin header connectors are identified as Parallel I/O 1 (J1) and Parallel I/O 2 (J2) on the functional block diagram in Figure 1-1. Sixteen data lines are separated from two control lines on each end of the connector by two ground lines. The pins are on 0.1" centers.

#### 2-5. RESISTOR TERMINATIONS

- 2-6. One 14-pin socket per port is provided for resistor dual inline packages so that terminations may be placed on the data lines. A parallel termination is provided for each 8-bit port data line plus the input strobe  $(\overline{STB})$  handshake line. As shown in Figure 2-1, the termination resistors may be either simple pull up resistors (port A) or an impedance matching network (port B). The MDX-PIO is shipped with four 1K Ohm pull up terminations.
- 2-7. In addition to the parallel termination resistors each

ready (RDY) handshake output line is "terminated" with a 47 0hm resistor on the board. This is used to help damp and reduce any reflections on this output line.

#### 2-8. HANDSHAKE LINE BUFFERS (STB, RDY)

2-9. Low power Schottky TTL Exclusive OR gates (74LS86) are used to buffer and isolate these lines. Jumper options (located on the Jumper Select Header) are provided on board to independently control the polarity or "sense" of each handshake signal so as to ease the interfacing between the board and peripheral devices. The input Control and Data lines to each gate are marked C and D respectively in Figure 2-1. C controls the data as shown:

Control = logic "0"; Data = non-inverted

Control = logic "1"; Data = inverted

The following table 2-1 indicates whether the handshake buffers are jumpered to invert or non-invert the PIO (chip) signals on the MDX-PIO as shipped from the factory.

TABLE 2-1

AS SHIPPED HANDSHAKE POLARITY

<u>Data Line</u>	Polarity of Buffer (as shipped from factory)
RDY(XO)	inverting
STB(XO)	inverting
RDY(X2)	inverting
STB(X2)	non-inverting
RDY(X4)	non-inverting
STB(X4)	non-inverting
RDY(X6)	non-inverting
STB(X6)	non-inverting

THE EXCLUSIVE 'OR' DEVICES CONTROL THE POLARITY OR 'SENSE' OF EACH HANDSHAKE LINE. D BIDIRECTIONAL HANDSHAKE EI3 DATA 74LS244 BIDIRECTIONAL BUFFERS I OR PORT A CONTROL //8/ 26 PIN PIO E25 • RESISTOR HEADER I E17 • TERMINATION -MK3881 E15 • 14 PIN DIP SOCKET E9 • CONTROL THE TYPE OF TTL DEVICES INSERTED DETERMINE THE POLARITY OF PORT B SIGNALS DATA JOR PORT B CONTROL BIDIRECTIONAL JUMPER E12 🚣 \$220₁ HANDSHAKE

FIGURE 2-1 GENERALIZED PARALLEL I/O INTERFACE

#### 2-10. PORT A DATA BUFFER

2-11. Port A data bus lines are buffered using two quad party line non-inverting transceivers (74LS244). This allows true bidirectional capability. Jumper options allow for fixed IN, fixed OUT, or BIDIRECTIONAL under software control. Replacing the 74LS244 with a 74LS240 effects a polarity change in the Data bits. The drivers and receivers (as designated by D and R respectively in Figure 2-1) are enabled by jumpers on the Jumper Select Header. The enable lines are listed as REC for receiver enable and DVR for driver enable. The jumper connections will be detailed later under 2-7 - Header and Jumper Information.


#### 2-12. PORT B DATA BUFFER

- 2-13. Port B data lines are arranged in such a fashion as to allow the user to determine the port direction (in increments of 4-bit sections). Sockets are provided for low power Schottky 14-pin 74LS series TTL packages. Depending upon the package type inserted, the port may dedicated negative or positive polarity.
- 2-14. Figure 2-1 shows an arbitrary arrangement whereby four bits are buffered OUT by a 74LS242 transceiver while four bits are buffered IN by the same type package. The control lines are routed to the header where they are appropriately jumpered. The control line for an input will be pulled high by the pull up resistor, while the control line for an output needs to be pulled low.
- 2-15. A table 2-2 showing the different types of devices that may be used to buffer port B is shown below:

TABLE 2-2
PORT B BUFFER OPTIONS

<u>Inverting</u> <u>Non-Inverting</u> 74L S242 74L S243

FIGURE 2-2 CONTROL HEADER STRAPS FOR PARALLEL PORTS



#### 2-16. HEADER AND JUMPER INFORMATION

- 2-17. Header J3 (for I/O #1 and for I/O #2) contains the following jumper options:
  - 1). Determine polarity of handshake lines by strapping the control line of the Exclusive OR buffers U8 and U11.
  - 2) Strap the control line on the buffers of Port B for proper receive or drive operation for each 4-bit section
  - 3) Enable the Receiver or Driver portions of the port A buffer (all bits are selected the same).
- 2-18. J3 Jumper pins E 12, E 13 (for I/O #1) and E 10, E 11 (for I/O #2) control the bidirectional capability of port A of each PIO.
- 2-18. The following tables (2-3, 2-4, 2-5) summarize all jumper options for two I/O interfaces. Refer to figure 2-3 and 2-4 which show the electrical configuration of each interface as shipped from the factory for an MDX-PIO.

## **TABLE 2-3**

## HANDSHAKE STRAP OPTIONS

Designator	Header and Jumper Pins
RDY(XXO <sub>8</sub> ) INVERTED NON-INVERTED STB(XXO <sub>8</sub> ) INVERTED	J3 E 25 OPEN E 25 STRAPPED E 19 OPEN
NON-INVERTED	E 19 STRAPPED
RDY(XX2 <sub>8</sub> ) INVERTED NON-INVERTED STB(XX2 <sub>8</sub> )	E 21 OPEN E 21 STRAPPED
INVERTED NON-INVERTED	E 23 OPEN E 23 STRAPPED
RDY(XX4 <sub>8</sub> ) INVERTED NON-INVERTED STB(XX4 <sub>8</sub> ) INVERTED NON-INVERTED	E 24 OPEN E 24 STRAPPED E 18 OPEN E 18 STRAPPED
RDY(XX6 <sub>8</sub> ) INVERTED NON-INVERTED STB(XX6 <sub>8</sub> ) INVERTED	E 20 OPEN E 20 STRAPPED
I ŇVE R ŤÉD NON – I N VERTED	E 22 OPEN E 22 STRAPPED

TABLE 2-4

## PORT B (XX28 OR XX68) CONTROL LINE STRAP OPTIONS

U3 (Input)	E7 Open
U3 (Output)	E7 Strapped
U2 (Input)	E9 Open
U2 (Output)	E9 Strapped
U6 (Input)	E8 Open
U6 (Output)	E8 STRAPPED
U5 (Input)	E6 Open
U5 (Output)	E6 Strapped

TABLE 2-5

PORT A (XXO<sub>8</sub> OR XX4<sub>8</sub> CONTROL LINE STRAP OPTIONS)

Direction: Port is Strapped "IN"

Socket	J3 Header Jumpers	
U 9 U7 U1 2 U1 0	E17 STRAPPED E15 OPEN E16 STRAPPED E14 OPEN	E13 OPEN E12 OPEN E11 OPEN E10 OPEN
	: Port is strapped	"OUT"
U9 U7 U12 U10	E17 OPEN E15 STRAPPED E16 OPEN E14 STRAPPED	E13 OPEN E12 OPEN E11 OPEN E10 OPEN
	: Port is strapped	"BIDIRECTIONAL"
U 9 U7 U1 2 U1 0	E17 OPEN E15 OPEN E16 OPEN E14 OPEN	E13 STRAPPED E12 STRAPPED E11 STRAPPED E10 STRAPPED

FIGURE 2-3 PARALLEL I/O INTERFACE #1 AS SHIPPED FROM FACTORY

Link hearter





FIGURE 2-4 PARALLEL I/O INTERFACE #2 AS SHIPPED FROM FACTORY



- 2-19. Two blank schematics of interface #1 and #2 are included (Figures 5 and 6 to help the user effect any changes in the port options.
- 2-20. Figure 2-2 illustrates the PINOUT of J3 which is the Header Connector where the Jumper Options are Strapped.

#### 2-21. Port Addresses

- 2-22. Each port in a PIO chip has two addresses; one for CONTROL and one for DATA. The port addresses are derived from the lowest 8-address lines (AO-A7). AO and A1 are fed directly to the PIO to select either control or data (AO) and port A or port B (A1). The rest of the addresses, A2 A7 are selectably decoded to determine the address which provides the chip enable for the PIO. This CE Function, along with AO and A1, create the proper address for each port.
- 2-23. Port addresses for the MDX-PIO as shipped are summarized below:

TABLE 2-6

#### ADDRESS CONFIGURATION AS SHIPPED

	<u>PIO #1</u>		<u>PIO #2</u>		
		Port B	Port A	Port B	
Data	F8H2 <sup>U8</sup>	FAH	FCH	FEH	
Control	F 9H	FBH	FDH	FFH	

FIGURE 2-5
PIO #1 WORK SHEET





FIGURE 2-6
PIO #2 WORK SHEET



## ADDRESS HEADER PINOUT

Table 2-7

J 4

	1		2			
Leaving Strap		E1			A 7	SELECT STRAP
Open Selects		E 2			A 6	SELECT STRAP
The Address Bit{		E3			A 5	SELECT STRAP
To Be A "1"		E4			A 4	SELECT STRAP
		E5			A 3	SELECT STRAP
	9		1	0		

#### 2-24. Strapping for address Selection is as shown below:

ADDRESS	BIT	STRAP
A 7		E1
<b>A</b> 6		E 2
A 5		E3
A4		E 4
А3		E 5

leaving the strap off programs the ADDRESS SELECT to a "1" for that bit. (Shipping Configuration is NO STRAPS INSTALLED). Table 2-7 illustrates the pinout of J4 which is the address strapping Header Connector.

#### 2-25. INTERRUPTS

2-26. The purpose of an interrupt is to allow peripheral devices to suspend CPU operation in an orderly manner and force the CPU to start a peripheral service routine. Usually this service routine is involved with the exchange of data, or status and control information, between the CPU and the peripheral. Once the service routine is completed, the CPU returns to the operation from which it was interrupted. The block diagram of this portion of the MDX-PIO is shown in Figure 2-7.

2-27. Mode 2 interrupts are supported by the MDX-PIO. This mode is the most powerful interrupt response mode. With a single 8-bit byte from the user an indirect call can be made to any memory location.

2-28. With this mode the programmer maintains a table of 16 bit starting addresses for every service routine. This table may be located anywhere in memory. When an interrupt is accepted, a 16 bit pointer must be formed to obtain the desired interrupt service routine starting address from the table. The upper 8 bits of this pointer are formed from the contents of the I register. The lower eight bits of the pointer must be supplied by the interrupting device.

#### 2-29. INTERRUPT SERVICING

- 2-30. At some predetermined condition, such as data being strobed into a PIO port, the PIO chip will generate a condition for interrupting the CPU. During this time the common interrupt line (INTRQ\*) will be pulled active low by the PIO requesting the interrupt.
- 2-31. Some time later the CPU will send out an interrupt acknowledge (INTAK\*). During INTAK\* the interrupt logic of the peripheral chip will determine the highest priority port that is requesting an interrupt. This device then places the contents of its 8-bit interrupt vector on the data bus for the CPU. The interrupt condition is maintained until the end of the INTAK\* cycle. Lower priority interrupts are inhibited until this device decodes an RETI instruction.
- 2-32. If more than one peripheral chip requests interrupt servicing at the same time, a priority status is established. Priority is determined by the interrupt enable lines IEI and IEO internal logic on each peripheral chip. The following

table defines interrupt priority status:

#### TABLE 2-8


#### PRIORITY CHAIN STATUS DEFINITION

IEI	I E O	STATUS
0	0	higher priority interrupt being requested
0	1	undefined (not allowed)
1	0	requesting interrupt highest priority
1	1	no interrupt

#### 2-33. Daisy Chain

All Z80 peripheral devices include daisy chain priority interrupt logic that automatically supplies the programed vector (from the highest priority interrupting peripheral) to the CPU during interrupt acknowledge. To ensure that more than the two on board PIO chips (from a speed standpoint) can be included in the interrupt priority loop, "look-ahead" logic has been implemented on the board. Both ends of the board daisy chain logic have been brought to edge connector P1 so that the board priority within a larger daisy chain system can be established. Board priority is determined in the same fashion as an individual peripheral chip; i.e., thru the high or low state of PCI or PCO.

FIGURE 2-7
PRIORITY FNT STRUCTURE



## SECTION 3

### SPECIFICATIONS

## 3-1. ELECTRICAL SPECIFICATIONS

## 3-2. WORD SIZE:

Data: 8-bits

I/O Addressing: 8-bits

## 3-3. I/O ADDRESSING:

On-board programmable - see Table 1

## 3-4. I/O CAPACITY:

Parallel 4 8-bit ports. On board jumper programmable as either In only, Out only or Bidirectional (Ports 1A and 2A only). Automatic handshake provided with each port. Port 1B and 2B configurable in 4 Bit Bytes.

## 3-5. INTERRUPTS

Vectored interrupts generated. Interrupt vector programmable upon initialization. Daisy chained interrupt priority. Selected bit channels can be masked out under program control.

## 3-6. SYSTEM CLOCK

	MIN	MAX
MDX-PIO	250KHz	2.5 MHz
MDX -PIO-4	250KHz	4.0 MHz

## 3-7. I/O DRIVERS

The following line drivers and terminations are all compatible with the I/O drivers sockets on the MDX-PIO.

SIGNALS	TYPE	OUTPUT	SINK CURRENT (mA)
Address, Data	74LS245	NI	24
Bus & Control		Tri-State	
		Bidirectional	
I/O Ports 1A	*74L S244	NI	2 4
and 2A		Tri-State	
		Bidirectional	
	7 4L S2 4 1	I	24
		Tri-State	
		Bidirectional	
I/O Ports	*74L S243	NI	24
and 2B		Tri-State	
		Bidirectional	
	74L S242	I	24
		Tri-State	
		Bidirectional	
Handshake:	7486	I/NI (strap	
		selectable)	8

NOTE I = inverting NI = non-inverting

<sup>\*</sup>These chips are normally supplied with the board. They may be exchanged with the other unit listed to provide the alternate signal polarity.

3-8. TERMINATOR: 1K Ohm pullup resistors on all I/O port data lines and  $\overline{\text{STB}}$  line. 47 Ohm Series Termination on RDY Output Line.

3-9. PARALLEL BUS INTERFACE-STD BUS COMPATIBLE

Inputs One 74LS Load Max.

Bus Outputs  $I_{OH} = -3$  mA min. at 2.4 Volts

 $I_{OL}$  = 24 mA min. at 0.5 Volts

3-10. POWER SUPPLY REQUIREMENTS

+5 Volts  $\pm$  5% at 1.1A max

3-11. OPERATING TEMPERATURE RANGE

 $0^{\circ}$ C to 50°C

## 3-12. MECHANICAL SPECIFICATIONS

## 3-13. CARD DIMENSIONS

4.5 in. (11.43cm) high by 6.50 in. (16.51cm) long 0.48in. (1.22cm) maximum profile thickness 0.062 in. (0.16cm) printed circuit board thickness

## 3-14. CONNECTORS

FUNCTION	CONFIGURATION	MATING CONNECTOR
STB BUS	56 pin dual 0.125 in. centers	Printed Circuit: Viking 3VH28/1CE5 Wire Wrap: Viking 3VH28/1CND5
Parallel I/O	26 pin dual 0.100 in. grid	Solder Lug: Viking 3VH28/1CN5  Flat Ribbon: Ansley 609-2600M Discrete Wires: Winchester: PGB26A (housing) Winchester: 100-70020S (contacts)

## APPENDIX A

FACTORY REPAIR
AND
LIMITED WARRANTY

### A-1. FACTORY REPAIR

- A-2. In the event that difficulty is encountered with this unit, it may be returned directly to MOSTEK for repair. This service will be provided free to charge if the unit is returned within 90 days or purchase. However, units which have been modified or abused in any way either will not be accepted for service or will be repaired at the owner's expense.
- A-3. When returning the circuit board, place it inside a conductive plastic bag if available in order to protect the MOS device from electrostatic discharge during shipment. The circuit board must NEVER be placed in contact with styrofoam materials. ENCLOSE a letter containing the following information with the returned circuit board:

Name, address, and phone number of purchaser Date and place of purchase Brief description of the difficulty

Mail a copy of this letter SEPARATELY to:

MOSTEK Corporation

Microcomputer Service Manager

1215 West Crosby Road

Carrollton, Texas 75006

Securely package and mail the circuit board, prepaid and insured to:

MOSTEK Corporation
Microcomputer Service Department
1215 West Crosby Road
Carrollton, Texas 75006


## A-4. LIMITED WARRANTY


- A-5. MOSTEK warrants this product against defective materials and workmanship for a period of 90 days.
- A-6. This warranty does not apply to any product that has been subjected to misuse, accident, improper installation, improper application, or improper operation, nor does it apply to any product that has been repaired or altered by other than MOSTEK personnel.
- A-7. There are no warranties which extend beyond those herein specifically given.

APPENDIX B


SCHEMATICS

## SCHEMATIC





# APPENDIX C ASSEMBLY DRAWING AND PARTS LIST



PART NO	QTY	DESCRIPTION	REFERENCE DESIGNATOR	USED ON
4610114 0000000 0000000 4150111 4150140 4210132 4210099 4210144 4470073 4470097 4470069 4313562 4313287 4313288 4313288 4313500 4313508 43156	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FAB 450-00371-00 REV C ASSY 450-00372-00 REV C SCH 450-00373-00 REV C CAPACITOR 1UF CAPACITOR 15UF 20V HEADER 26 PIN RIGHT < HEADER 40PIN HEADER 10PIN RESISTOR 47 1/4W 5% RESISTOR 1K 1/4W 5% RESISTOR 10K 1/4W 5% RESISTOR 680 1/4W 5% IC 74LS243 IC MK3881N IC 74LS243 IC MK3881N IC 74LS04 IC 74LS04 IC 74LS11 IC 74LS245 IC 74LS245 IC 74LS245 IC 74LS245 IC 74LS244 IC 74LS244 IC 74LS245 IC 74LS245 IC 74LS246 SCET 14 PIN SOLDER SOCKET 14 PIN SOLDER SOCKET 14 PIN SOLDER SOCKET 14 PIN SOLDER	A MD PIO A MD PIO A MD PIO C1-11 C12 J1,2 J3 J4 R1-4 R5,8 R6 R7 U1-6 U13,14 U15 U16 U18 U19,20,22 U21 U23 U7,9,10,12 U8,11,17 UR1-4 UR5-9 X13,14 X2,3,5,6,7,9,10,12 XR1-4 Z:NOTE IN HOUSE USE ONLY	77650 77650
50 <b>132</b> 04 1 50 <b>130</b> 04 2	1 2	BOX SHIPPING BAG ANTISTATIC	Z:SHIPPED NOT ASSEMBLED Z:SHIPPED NOT ASSEMBLED	77650 77650



# MK 3881 PARALLEL I/O CONTROLLER

•		
	,	

## **TABLE OF CONTENTS**

SECTION NUMBER	PARAGRAPH NUMBER	TITLE	PAGE NUMBEF
1.0		Introduction	1
2.0		Architecture	
3.0		Pin Description	
4.0		Programming the PIO	
	4.1	Reset	
	4.2	Loading the Interrupt Vector	
	4.3	Selecting an Operating Mode	
	4.4	Setting the Interrupt Control Word	
5.0		Timing	
	5.1	Output Mode (Mode 0)	
	5.2	Input Mode (Mode 1)	
	5.3	Bidirectional Mode (Mode 2)	
	5.4	Control Mode (Mode 3)	
6.0		Interrupt Servicing	
7.0		Applications	
	7.1	Extending the Interrupt Daisy Chain	
	7.2	I/O Device Interface	
	7.3	Control Interface	
8.0		Programming Summary	
	8.1	Load Interrupt Vector	
	8.2	Set Mode	
	8.3	Set Interrupt Control	
9.0		Electrical Specifications	
	9.1	Absolute Maximum Ratings	
	9.2	D.C. Characteristics	
	9.3	Capacitance	26
	9.4	A.C. Characteristics	
	9.5	A.C. Timing Diagram	
10.0		Package Description and Ordering Information	

## LIST OF FIGURES

FIGURE NO.	TITLE	PAGE NO.	
2.0-1	PIO Block Diagram		
2.0-2	Port I/O Block Diagram		
3.0-1	PIO Pin Configuration		
5.0-1a	Mode 0 (Output) Timing		
5.0-1b	Mode 0 (Output) Timing		
5.0-1c	Mode 0 (Output) Timing - Ready Tied	To Strobe 13	
5.0-2a	Mode 1 (Input) Timing		
5.0-2b	Mode 1 (Input) Timing (No Strobe Input	ut)	
5.0-3	PORT A, Mode 2 (Bidirectional) Timin	g14	
5.0-4a	Mode 3 Timing		
5.0-4b	Mode 3 Example		
6.0-1	Interrupt Acknowledge Timing		
6.0-2	Return from Interrupt Cycle		
6.0-3	Daisy Chain Interrupt Servicing		
7.0-1	A Method of Extending the Interrupt Pr	iority Daisy Chain.20	
7.0-2	Example I/O Interface		
7.0-3	Control Mode Application		
9.4-1	Output Load Circuit		
9.5-1	A.C. Timing Diagram		
	LIST OF TABLES		
TABLE NO.	TITLE	PAGE NO.	
9.2-1	D.C. Characteristics		
9.3-1	Capacitance		
9.4-1a	A.C. Characteristics		
9.4-1b	A.C. Characteristics28		
10.0-1	Ordering Information		

### 1.0 INTRODUCTION

The Z80 Parallel I/O Circuit is a programmable, two port device which provides a TTL compatible interface between peripheral devices and the Z80-CPU. The CPU can configure the Z80-PIO to interface with a wide range of peripheral devices with no other external logic required. Typical peripheral devices that are fully compatible with the Z80-PIO include most keyboards, paper tape readers and punches, printers, PROM programmers, etc. The Z80-PIO utilizes N channel silicon gate depletion load technology and is packaged in a 40 pin DIP. Major features of the Z80-PIO include:

- Two independent 8 bit bidirectional peripheral interface ports with 'handshake' data transfer control
- Interrupt driven 'handshake' for fast response
- · Any one of four distinct modes of operation may be selected for a port including:

Byte output
Byte input
Byte bidirectional bus (Available on Port A only)
Bit control mode
All with interrupt controlled handshake


- Daisy chain priority interrupt logic included to provide for automatic interrupt vectoring without external logic
- · Eight outputs are capable of driving Darlington transistors
- All inputs and outputs fully TTL compatible
- Single 5 volt supply and single phase clock required.

One of the unique features of the Z80-PIO that separates it from other interface controllers is that all data transfer between the peripheral device and the CPU is accomplished under total interrupt control. The interrupt logic of the PIO permits full usage of the efficient interrupt capabilities of the Z80-CPU during I/O transfers. All logic necessary to implement a fully nested interrupt structure is included in the PIO so that additional circuits are not required. Another unique feature of the PIO is that it can be programmed to interrupt the CPU on the occurrence of specified status conditions in the peripheral device. For example, the PIO can be programmed to interrupt if any specified peripheral alarm conditions should occur. This interrupt capability reduces the amount of time that the processor must spend in polling peripheral status.

### 2.0 PIO ARCHITECHTURE


Figure 2.0-2

A block diagram of the Z80-PIO is shown in figure 2.0-1. The internal structure of the Z80-PIO consists of a Z80-CPU bus interface, internal control logic, Port A I/O logic, Port B I/O logic, and interrupt control logic. The CPU bus interface logic allows the PIO to interface directly to the Z80-CPU with no other external logic. However, address decoders and/or line buffers may be required for large systems. The internal control logic synchronizes the CPU data bus to the peripheral device interfaces (Port A and Port B). The two I/O ports (A and B are virtually identical and are used to interface directly to peripheral devices.



The Port I/O logic is composed of 6 registers with "handshake" control logic as shown in figure 2.0-2. The registers include: an 8 bit data input register, an 8 bit data output register, a 2 bit mode control register, an 8 bit mask register, an 8 bit input/output select register,

# and a 2 bit mask control register.



The 2-bit mode control register is loaded by the CPU to select the desired operating mode (byte output, byte input, byte bidirectional bus, or bit control mode). All data transfer between the peripheral device and the CPU is achieved through the data input and data output registers. Data may be written into the output register by the CPU or read back to the CPU from the input register at any time. The handshake lines associated with each port are used to control the data transfer between the PIO and the peripheral device.

The 8-bit mask register and the 8-bit input/output select register are used only in the bit control mode. In this mode any of the 8 peripheral data or control bus pins can be programmed to be an input or an output as specified by the select register. The mask register is used in this mode in conjunction with a special interrupt feature. This feature allows an interrupt to be generated when any or all of the unmasked pins reach a specified state (either high or low). The 2-bit mask control register specifies the active state desired (high or low) and if the interrupt should be generated when all unmasked pins are active (AND condition) or when any unmasked pin is active (OR condition). This feature reduces the requirement for CPU status checking of the peripheral by allowing an interrupt to be automatically generated on specific peripheral status conditions. For example, in a system with 3 alarm conditions, an interrupt may be generated if any one occurs or if all three occur.

The interrupt control logic section handles all CPU interrupt protocol for nested priority interrupt structures. The priority of any device is determined by its physical location in a daisy chain configuration. Two lines are provided in each PIO to form this daisy chain. The device closest to the CPU has the highest priority. Within a PIO, Port A interrupts have higher priority than those of Port B. In the byte input, byte output or bidirectional modes, an interrupt can be generated whenever a new byte transfer is requested by the peripheral. In the bit control mode an interrupt can be generated when the peripheral status matches a programmed value. The PIO provides for complete control of nested interrupts. That is, lower priority devices may not interrupt higher priority devices that have not had their interrupt service routine completed by the CPU. Higher priority devices may interrupt the servicing of lower priority devices.

When an interrupt is accepted by the CPU in mode 2, the interrupting device must provide an 8-bit interrupt vector for the CPU. This vector is used to form a pointer to a location in the computer memory where the address of the interrupt service routine is located. The 8-bit vector from the interrupting device forms the least significant 8 bits of the indirect pointer while the I Register in the CPU provides the most significant 8 bits of the pointer. Each port (A and B) has an independent interrupt vector. The least significant bit of the vector is automatically set to a 0 within the PIO since the pointer must point to two adjacent memory locations for a complete 16-bit address.

The PIO decodes the RETI (Return from interrupt) instruction directly from the CPU data bus so that each PIO in the system knows at all times whether it is being serviced by the CPU interrupt service routine without any other communication with the CPU.

#### 3.0 PIN DESCRIPTION

A diagram of the Z80-PIO pin configuration is shown in figure 3.0-1. This section describes the function of each pin.

D7-D0

Z80-CPU Data Bus (bidirectional, tristate)

This bus is used to transfer all data and commands between the Z80-CPU and the Z80-PIO.  $D_0$  is the least significant bit of the bus.

B/A Sel

Port B or A Select (input, active high)

This pin defines which port will be accessed during a data transfer between the Z80-CPU and the Z80-PIO. A low level on this pin selects Port A while a high level selects Port B. Often Address bit  $A_0$  from the CPU will be used for this selection function.

C/D Sel

Control or Data Select (input, active high)

This pin defines the type of data transfer to be performed bwtween the CPU and the PIO. A high level on this pin during a CPU write to the PIO causes the Z80 data bus to be interpreted as a command for the port selected by the B/A Select line. A low level on this pin means that the Z80 data bus is being used to transfer data between the CPU and the PIO. Often Address bit  $A_1$  from the CPU will be used for this function.

CE

Chip Enable (input, active low)

A low level on this pin enables the PIO to accept command or data inputs from the CPU during a write cycle or to transmit data to the CPU during a read cycle. This signal is generally a decode of four I/O port numbers that encompass port A and B, data and control.

Φ

System Clock(input)

The Z80-PIO uses the standard Z80 system clock to synchronize certain signals internally. This is a single phase clock.

M1

Machine Cycle One Signal from CPU (input, active low)

This signal from the CPU is used as a sync pulse to control several internal PIO operations. When M1 is active and the RD signal is active, the Z80-CPU is fetching an instruction from memory. Conversely, when M1 is active and IORQ is active, the CPU is acknowledging an interrupt. In addition, the M1 signal has two other functions within the Z80-PIO.

- 1. M1 synchronizes the PIO interrupt logic.
- 2. When M1 occurs without an active RD or IORQ signal the PIO logic enters a reset state.

IORQ

Input/Output Request from Z80-CPU (input, active low)

The  $\overline{IORQ}$  signal is used in conjunction with the B/A Select, C/D Select,  $\overline{CE}$ , and  $\overline{RD}$  signals to transfer commands and data between the Z80-CPU and the Z80-PIO. When  $\overline{CE}$ ,  $\overline{RD}$  and  $\overline{IORQ}$  are active, the port addressed by B/A will transfer data to the CPU (a read operation). Conversely, when  $\overline{CE}$  and  $\overline{IORQ}$  are active but  $\overline{RD}$  is not active, then the port addressed by B/A will be written into from the CPU with either data or control information as specified by the C/D Select signal. Also, if  $\overline{IORQ}$  and  $\overline{M1}$  are active simultaneously, the CPU is acknowledging an interrupt and the interrupting port will automatically place its interrupt vector on the CPU data bus if it is the highest device requesting an interrupt.

RD

Read Cycle Status from the Z80-CPU (input, active low)

If RD is active a MEMORY READ or I/O READ operation is in progress. The RD signal is used with B/A Select, C/D Select, CE and IORO signals to transfer data from the Z80-PIO to the Z80-CPU.

IEI

Interrupt Enable In (input, active high)

This signal is used to form a priority interrupt daisy chain when more than one interrupt driven device is being used. A high level on this pin indicates that no other devices of higher priority are being serviced by a CPU interrupt service routine.

IEO

Interrupt Enable Out (output, active high)

The IEO signal is the other signal required to form a daisy chain priority scheme. It is high only if IEI is high and the CPU is not servicing an interrupt from this PIO. Thus this signal blocks lower priority devices from interrupting while a higher priority device is being serviced by its CPU interrupt service routine.

INT

Interrupt Request (output, open drain, active low)

When INT is active the Z80-PIO is requesting an interrupt from the Z80-CPU.

A<sub>0</sub>-A<sub>7</sub>

Port A Bus (bidirectional, tri-state)

This 8 bit bus is used to transfer data and/or status or control information between Port A of the Z80-PIO and a peripheral device. A<sub>0</sub> is the least significant bit of the Port A data bus.

A STB

Port A Strobe Pulse from Peripheral Device (input, active low)
The meaning of this signal depends on the mode of operation selected for Port A as follows:

- Output mode: The positive edge of this strobe is issued by the peripheral to acknowledge the receipt of data made available by the PIO.
- 2) Input mode: The strobe is issued by the peripheral to load data from the peripheral into the Port A input register. Data is loaded into the PIO when this signal is active.
- Bidirectional mode: When this signal is active, data from the Port A output register is gated onto Port A bidirectional data bus. The positive edge of the strobe acknowledges the receipt of the data.
- 4) Control mode: The strobe is inhibited internally.

A RDY

Register A Ready (output, active high)

The meaning of this signal depends on the mode of operation selected for Port A as follows:

- Output mode: This signal goes active to indicate that the Port A output register has been loaded and the peripheral data bus is stable and ready for transfer to the peripheral device.
- 2) Input mode: This signal is active when the Port A input register is empty and is ready to accept data from the peripheral device.
- 3) Bidirectional mode: This signal is active when data is available in Port A output register for transfer to the peripheral device.

  In this mode data is not placed on the Port A data bus unless A STB is active.

4) Control mode: This signal is disabled and forced to a low state.

B<sub>0</sub>-B<sub>7</sub>

Port B Bus (bidirectional, tristate)

This 8 bit bus is used to transfer data and/or status or control information between Port B of the PIO and a peripheral device. The Port B data bus is capable of supplying 1.5 ma = 1.5 V to drive Darlington transistors. B<sub>O</sub> is the least significant bit of the bus.

**B** STB

Port B Strobe Pulse from Peripheral Device (input, active low)

The meaning of this signal is similar to that of A STB with the follow-

ing exception:

In the Port A bidirectional mode this signal strobes data from the peripheral device into the Port A input register.


**BRDY** 

Register B Ready (output, active high)

The meaning of this signal is similar to that of A Ready with the following exception:

In the Port A bidirectional mode this signal is high when the Port A input register is empty and ready to accept data from the peripheral device.

## PIO PIN CONFIGURATION Figure 3.0-1




#### 4.0 PROGRAMMING THE PIO

### 4.1 RESET

The Z80-PIO automatically enters a reset state when power is applied. The reset state performs the following functions:

- 1) Both port mask registers are reset to inhibit all port data bits.
- 2) Port data bus lines are set to a high impedance state and the Ready "handshake" signals are inactive (low). Mode 1 is automatically selected.
- 3) The vector address registers are not reset.
- 4) Both port interrupt enable flip flops are reset.
- 5) Both port output registers are reset.

In addition to the automatic power on reset, the PIO can be reset by applying an  $\overline{\text{M1}}$  signal without the presence of a  $\overline{\text{RD}}$  or  $\overline{\text{IORQ}}$  signal. If no  $\overline{\text{RD}}$  or  $\overline{\text{IORQ}}$  is detected during M1 the PIO will enter the reset state immediately after the  $\overline{\text{M1}}$  signal goes inactive. The purpose of this reset is to allow a single external gate to generate a reset without a power down sequence. This approach was required due to the 40 pin packaging limitation. It is recommended that in breadboard systems and final systems with a "Reset" push button that a  $\overline{\text{M1}}$  reset be implemented for the PIO.




A software RESET is possible as described in Section 4.4, however, use of this method during early system debug may not be desirable because of non-functional system hardware (bus buffers or memory for example).

Once the PIO has entered the internal reset state it is held there until the PIO receives a control word from the CPU.

### 4.2 LOADING THE INTERRUPT VECTOR

The PIO has been designed to operate with the Z80-CPU using the mode 2 interrupt response. This mode requires that an interrupt vector be supplied by the interrupting device. This vector is used by the CPU to form the address for the interrupt service routine of that port. This vector is placed on the Z80 data bus during an interrupt acknowledge cycle by the highest priority device requesting service at that time. (Refer to the Z80-CPU Technical Manual for details on how an interrupt is serviced by the CPU). The desired interrupt vector is loaded into the PIO by writing a control word to the desired port of the PIO with the following format:




D0 is used in this case as a flag bit which when low causes V7 thru V1 to be loaded into the vector register. At interrupt acknowledge time, the vector of the interrupting port will appear on the Z80 data bus exactly as shown in the format above.

#### 4.3 SELECTING AN OPERATING MODE

Port A of the PIO may be operated in any of four distinct modes: Mode 0 (output mode), Mode 1 (input mode), Mode 2 (bidirectional mode), and Mode 3 (control mode). Note that the mode numbers have been selected for mnemonic significance; i.e. 0=Out, 1=In, 2=Bidirectional. Port B can operate in any of these modes except Mode 2.

The mode of operation must be established by writing a control word to the PIO in the following format:



Bits D7 and D6 from the binary code for the desired mode according to the following table:

D7	D6	MODE
0	0	0 (output)
0	1	1 (input)
1	0	2 (bidirectional)
1	1	3 (control)

Bits D5 and D4 are ignored. Bits D3-D0 must be set to 1111 to indicate "Set Mode".

Selecting Mode 0 enables any data written to the port output register by the CPU to be enabled onto the port data bus. The contents of the output register may be changed at any time by the CPU simply by writing a new data word to the port. Also the current contents of the output register may be read back to the Z80-CPU at any time through the execution of an input instruction.

With Mode 0 active, a data write from the CPU causes the Ready handshake line of that port to go high to notify the peripheral that data is available. This signal remains high until a strobe is received from the peripheral. The rising edge of the strobe generates an interrupt (if it has been enabled) and causes the Ready line to go inactive. This very simple handshake is similar to that used in many peripheral devices.

Selecting Mode 1 puts the port into the input mode. To start handshake operation, the CPU merely performs an input read operation from the port. This activates the Ready line to the peripheral to signify that data should be loaded into the empty input register. The peripheral device then strobes data into the port input register using the strobe line. Again, the rising edge of the strobe causes an interrupt request (if it has been enabled) and deactivates the Ready signal. Data may be strobed into the input register regardless of the state of the Ready signal if care is taken to prevent a data overrun condition.

Mode 2 is a bidirectional data transfer mode which uses all four handshake lines. Therefore only Port A may be used for Mode 2 operation. Mode 2 operation uses the Port A hand-

shake signals for output control and the Port B handshake signals for input control. Thus, both A RDY and B RDY may be active simultaneously. The only operational difference between Mode 0 and the output portion of Mode 2 is that data from the Port A output register is allowed on to the port data bus only when A STB is active in order to achieve a bidirectional capability.

Mode 3 operation is intended for status and control applications and does not utilize the handshake signals. When Mode 3 is selected, the next control word sent to the PIO must define which of the port data bus lines are to be inputs and which are outputs. The format of the control word is shown below:


	D6				D2		
1/07	1/06	10/5	1/04	1/03	1/02	1/01	I/O <sub>0</sub>

If any bit is set to a one, then the corresponding data bus line will be used as an input. Conversely, if the bit is reset, the line will be used as an output.

During Mode 3 operation the strobe signal is ignored and the Ready line is held low. Data may be written to a port or read from a port by the Z80-CPU at any time during Mode 3 operation. (An exception to this is when Port A is in Mode 2 and Port B is in Mode 3). When reading a port, the data returned to the CPU will be composed of input data from port data bus lines assigned as inputs plus port output register data from those lines assigned as outputs.

#### 4.4 SETTING THE INTERRUPT CONTROL WORD

The interrupt control word for each port has the following format:



If bit D7=1 the interrupt enable flip flop of the port is set and the port may generate an interrupt. If bit D7=0 the enable flag is reset and interrupts may not be generated. If an interrupt occurs while D7=0, it will be latched internally by the PIO and passed onto the CPU when PIO Interrupts are Re-Enabled (D7=1). Bits D6, D5 and D4 are used mainly with Mode 3 operation, however, setting bit D4 of the interrupt control word during any mode of operation will cause a pending interrupt to be reset. These three bits are used to allow for interrupt operation in Mode 3 when any group of the I/O lines go to certain defined states. Bit D6 (AND/OR) defines the logical operation to be performed in port monitoring. If bit D6=1, and AND function is specified and if D6=0, an OR function is specified. For example, if the AND function is specified, all bits must go to a specified state before an interrupt will be generated while the OR function will generate an interrupt if any specified bit goes to the active state.

Bit D5 defines the active polarity of the port data bus line to be monitored. If bit D5=1 the port data lines are monitored for a high state while if D5=0 they will be monitored for a low state.

D7	D6	D5	D4	D3	D2	D1	D0
MB <sub>7</sub>	МВ6	MB <sub>5</sub>	MB <sub>4</sub>	МВ3	MB <sub>2</sub>	MB <sub>1</sub>	MB <sub>0</sub>

Only those port lines whose mask bit is zero will be monitored for generating an interrupt.

The interrupt enable flip flop of a port may be set or reset without modifying the rest of the interrupt control word by using the following command:

Int Enable X	Х	Х	0	0	1	1
-----------------	---	---	---	---	---	---

If an external Asynchronous interrupt could occur while the processor is writing the disable word to the PIO (03H) then a system problem may occur. If interrupts are enabled in the processor it is possible that the Asynchronous interrupt will occur while the processor is writing the disable word to the PIO. The PIO will generate an INT and the CPU will acknowledge it, however, by this time, the PIO will have received the disable word and de-activated its interrupt structure. The result is that the PIO will not send in its interrupt vector during the interrupt acknowledge cycle because it is disabled and the CPU will fetch an erroneous vector resulting in a program fault. The cure for this problem is to disable interrupts within the CPU with the DI instruction just before the PIO is disabled and then re-enable interrupts with the EI instruction. This action causes the CPU to ignore any faulty interrupts produced by the PIO while it is being disabled. The code sequence would be:

LD A,03H

DI OUT (PIO),A ; DISABLE CPU ; DISABLE PIO


ΕI

; ENABLE CPU

### 5.0 TIMING

## 5.1 OUTPUT MODE (MODE 0)

Figure 5.0-1a illustrates the timing associated with Mode 0 operation. An output cycle is always started by the execution of an output instruction by the CPU. A  $\overline{WR}^*$  pulse is generated by the PIO during a CPU I/O write operation and is used to latch the data from the CPU data bus into addressed port's (A or B) output register. The rising edge of the  $\overline{WR}^*$  pulse then raises the READY line after the next falling edge of  $\Phi$  to indicate that data is available for the peripheral device. In most systems, the rising edge of the READY signal can be used as a latching signal in the peripheral device. The READY signal will remain active until a positive edge is received from the  $\overline{STROBE}$  line indicating that the peripheral has taken the data shown in Figure 5.0-1a. If already active, READY will be forced low  $1\frac{1}{2}$   $\Phi$  cycles after the falling edge of  $\overline{IORO}$  if the port's output register is written into. READY will return high on the first falling edge of  $\Phi$  after the rising edge of  $\overline{IORO}$  as shown in figure 5.0-1b. This action guarantees that READY is low while port data is changing and that a positive edge is generated on READY whenever an Output instruction is executed.




By connecting READY to STROBE a positive pulse with a duration of <u>one clock</u> period can be created as shown in Figure 5.0-1c. The positive <u>edge</u> of READY/STROBE will not generate an interrupt because the positive portion of  $\overline{STROBE}$  is less than the width of  $\overline{M1}$  and as such will not generate an interrupt due to the internal logic configuration of the PIO.

If the PIO is not in a reset status (i.e. a control mode has been selected), the output register may be loaded before Mode 0 is selected. This allows port output lines to become active in a user defined state. For example, assume the outputs are desired to become active in a logic one state, the following would be the initialization sequence:

- a) PIO RESET
- b) Load Interrupt Vector
- c) Select Mode 1 (input) (automatic due ro RESET)
- d) Write FF to Data Port
- e) Select Mode 0 (Outputs go to "1's")
- f) Enable Interrupt if desired

## MODE 0 (OUTPUT) TIMING - READY TIED TO STROBE

Figure 5.0-1c




#### 5.2 INPUT MODE (MODE 1)


Figure 5.0-2 illustrates the timing of an input cycle. The peripheral initiates this cycle using The  $\overline{STROBE}$  line after the CPU has performed a data read. A low level on this line loads data into the port input register and the rising edge of the  $\overline{STROBE}$  line activates the interrupt request line ( $\overline{INT}$ ) if the interrupt enable is set and this is the highest priority requesting device. The next falling edge of the clock line ( $\Phi$ ) will then reset the READY line to an inactive state signifying that the input register is full and further loading must be inhibited until the CPU reads the data. The CPU will in the course of its interrupt service routine, read the data from the interrupting port. When this occurs, the positive edge from the CPU  $\overline{RD}$  signal will raise the READY line with the next low going transition of  $\Phi$ , indicating that new data can be loaded into the PIO.

Since RESET causes READY to go low a dummy Input instruction may be needed in some systems to cause READY to go high the first time in order to start "handshaking".

## MODE 1 (INPUT) TIMING Figure 5.0-2a

## MODE 1 (INPUT) TIMING (NO STROBE INPUT) Figure 5.0-2b






If already active, READY will be forced low one and one-half  $\Phi$  periods following the falling edge of IORQ during a read of a PIO port as shown in Figure 5.0-2b. If the user strobes data into the PIO only when READY is high, the forced state of READY will prevent input register data from changing while the CPU is reading the PIO. Ready will go high again after the rising edge of the IORQ as previously described.

### 5.3 BIDIRECTIONAL MODE (MODE 2)

This mode is merely a combination of Mode 0 and Mode 1 using all four handshake lines. Since it requires all four lines, it is available only on Port A. When this mode is used on Port A, Port B must be set to the Bit Control Mode. The same interrupt vector will be returned for a Mode 3 interrupt on Port B and an input transfer interrupt during Mode 2 operation of Port A. Ambiguity is avoided if Port B is operated in a polled mode and the Port B mask register is set to inhibit all bits.

Figure 5.0-3 illustrates the timing for this mode. It is almost identical to that previously described for Mode 0 and Mode 1 with the Port A handshake lines used for output control and the Port B lines used for input control. The difference between the two modes is that, in Mode 2, data is allowed out onto the bus only when the A STROBE is low. The rising edge of this strobe can be used to latch the data into the peripheral since the data will remain stable until after this edge. The input portion of Mode 2 operates identically to Mode 1. Note that both Port A and Port B must have their interrupts enabled to achieve an interrupt driven bidirectional transfer.

# PORT A, MODE 2 (BIDIRECTIONAL) TIMING Figure 5.0-3



 $\overline{WR}^* = \underline{RD} \cdot \overline{CE} \cdot \overline{C/D} \cdot \overline{IORO}$   $\overline{RD}^* = \overline{RD} \cdot \overline{CE} \cdot \overline{C/D} \cdot \overline{IORO}$ 


The peripheral must not gate data onto a port data bus while  $\overline{A}$  STB is active. Bus contention is avoided if the peripheral uses  $\overline{B}$  STB to gate input data onto the bus. The PIO uses the  $\overline{B}$  STB low level to sample this data. The PIO has been designed with a zero hold time requirement for the data when latching in this mode so that this simple gating structure can be used by the peripheral. That is, the data can be disabled from the bus immediately after the strobe rising edge. Note that if  $\overline{A}$  STB is low during a read operation of Port A (in response to a  $\overline{B}$  STB interrupt) the data in the output register will be read by the CPU instead of the correct data in the data input register. The correct data is latched in the input register it just cannot be read by the CPU while  $\overline{A}$  STB is low. If the  $\overline{A}$  STB signal could go low during a CPU Read, it should be blocked from reaching the  $\overline{A}$  STB input of the PIO while BRDY is low (the CPU read will occur while BRDY is low as the  $\overline{R}$ D signal returns BRDY high).

### 5.4 CONTROL MODE (MODE 3)

The control mode does not utilize the handshake signals and a normal port write or port read can be executed at any time. When writing, the data will be latched into output registers with the same timing as Mode 0. A RDY will be forced low whenever Port A is operated in Mode 3. B RDY will be held low whenever Port B is operated in Mode 3 unless Port A is in Mode 2. In the latter case, the state of B RDY will not be affected.

When reading the PIO, the data returned to the CPU will be composed of output register data from those port data lines assigned as outputs and input register data from those port data lines assigned as inputs. The input register will contain data which was present immediately prior to the falling edge of RD. See Figure 5.0-4.

MODE 3 TIMING Figure 5.0-4a




An interrupt will be generated if interrupts from the port are enabled and the data on the port data lines satisfies the logical equation defined by the 8-bit mask control registers. Another interrupt will not be generated until a change occurs in the status of the logical equation. A Mode 3 interrupt will be generated only if the result of a Mode 3 logical operation changes from false to true. For example, assume that the Mode 3 logical equation is an "OR" function. An unmasked port data line becomes active and an interrupt is requested. If a second unmasked port data line becomes active concurrently with the first, a new interrupt will not be requested since a change in the result of the Mode 3 logical operation has not occurred. Note that port pins defined as outputs can contribute to the logical equation if their bit positions are unmasked.

If the result of a logical operation becomes true immediately prior to or during  $\overline{\text{M1}}$ , an interrupt will be requested after the trailing edge of  $\overline{\text{M1}}$ , provided the logical equation remains true after  $\overline{\text{M1}}$  returns high.

Figure 5.0-4b is an example of Mode 3 interrupts. The port has been placed in Mode 3 and OR logic selected and signals are defined to be high. All but bits A0 and A1 are masked out and are not monitored thereby creating a two input positive logic OR gate. In the timing diagram A0 is shown going high and creating an interrupt (INT goes low) and the CPU responds with an Interrupt Acknowledge cycle (INTA). The PIO port with its interrupt pending sends in its Vector and the CPU goes off into the Interrupt Service Routine. A0 is shown going inactive either by itself or perhaps as a result of action taken in the Interrupt Service Routine (making the logical equation false). An arrow is shown at the point in time where the Service Routine issues the RETI instruction which clears the PIO interrupt structure. A1 is next shown going high making the logical equation-true and generating another interrupt. Two important points need to be made from this example:

- 1) A1 must not go high before A0 goes low or else the logical equation will not go false a requirement for A1 to be able to generate an interrupt.
- 2) In order for A1 to generate an interrupt it must be high after the RETI issued by A0's Service Routine clears the PIO's Interrupt structure. In other words, if A1 were a positive pulse that occurred after A0 went low (to make the equation false) and went low before the RETI had cleared the Interrupt Structure it would have been missed. The logic equation must become false after the INTA for A0's service and then must be true or go true after RETI clears the previous interrupt for another interrupt to occur.

# MODE 3 EXAMPLE Figure 5.0-4b





#### 6.0 INTERRUPT SERVICING

Some time after an interrupt is requested by the PIO, the CPU will send out an interrupt acknowledge ( $\overline{\text{M1}}$  and  $\overline{\text{IORO}}$ ). During this time the interrupt logic of the PIO will determine the highest priority port which is requesting an interrupt. (This is simply the device with its Interrupt Enable Input high and its Interrupt Enable Output low). To insure that the daisy chain enable lines stabilize, devices are inhibited from changing their interrupt request status when  $\overline{\text{M1}}$  is active. The highest priority device places the contents of its interrupt vector register onto the Z80 data bus during interrupt acknowledge.


Figure 6.0-1 illustrates the timing associated with interrupt requests. During  $\overline{\text{M1}}$  time, no new interrupt requests can be generated. This gives time for the Int Enable signals to ripple through up to four PIO circuits. The PIO with IEI high and IEO low during  $\overline{\text{INTA}}$  will place the 8-bit interrupt vector of the appropriate port on the data bus at this time.

If an interrupt requested by the PIO is acknowledged, the requesting port is 'under service'. IEO of this port will remain low until a return from interrupt instruction (RETI) is executed while IEI of the port is high. If an interrupt request is not acknowledged, IEO will be forced high for one M1 cycle after the PIO decodes the opcode 'ED'. This action guarantees that the two byte RETI instruction is decoded by the proper PIO port. See Figure 6.0-2.







1. PRIORITY INTERRUPT DAISY CHAIN BEFORE ANY INTERRUPT OCCURS.




2. PORT 2A REQUESTS AN INTERRUPT AND IS ACKNOWLEDGED.



3. PORT 1B INTERRUPTS, SUSPENDS SERVICING OF PORT 2A.



4. PORT 1B SERVICE ROUTINE COMPLETE, "RETI" ISSUED, PORT 2A SERVICE RESUMED.



5. SECOND "RETI" INSTRUCTION ISSUED ON COMPLETION OF PORT 2A SERVICE ROUTINE.

Figure 6.0-3 illustrates a typical nested interrupt sequence that could occur with four ports connected in the daisy chain. In this sequence Port 2A requests and is granted an interrupt. While this port is being serviced, a higher priority port (1B) requests and is granted an interrupt. The service routine for the higher priority port is completed and a RETI instruction is executed to indicate to the port that its routine is complete. At this time the service routine of the lower priority port is completed.


#### 7.0 APPLICATIONS

#### 7.1 EXTENDING THE INTERRUPT DAISY CHAIN

Without any external logic, a maximum of four Z80-PIO devices may be daisy chained into a priority interrupt structure. This limitation is required so that the interrupt enable status (IEO) ripples through the entire chain between the beginning of  $\overline{\text{M1}}$ , and the beginning of  $\overline{\text{IORO}}$  during an interrupt acknowledge cycle. Since the interrupt enable status cannot change during  $\overline{\text{M1}}$ , the vector address returned to the CPU is assured to be from the highest priority device which requested an interrupt.

If more than four PIO devices must be accommodated, a "look-ahead" structure may be used as shown in figure 7.0-1. With this technique more than thirty PIO's may be chained together using standard TTL logic.


# A METHOD OF EXTENDING THE INTERRUPT PRIORITY DAISY CHAIN Figure 7.0-1




### 7.2 I/O DEVICE INTERFACE

In this example, the Z80-PIO is connected to an I/O terminal device which communicates over an 8 bit parallel bidirectional data bus as illustrated in figure 7.0-2. Mode 2 operation (bidirectional) is selected by sending the following control word to Port A:

# EXAMPLE I/O INTERFACE Figure 7.0-2





Next, the proper interrupt vector is loaded (refer to CPU Manual for details on the operation of the interrupt).

	V7	V6	V5	V4	V3	V2	V1	0
ł						l .		


Interrupts are then enabled by the rising edge of the first  $\overline{\text{M1}}$  after the interrupt mode word is set unless that  $\overline{\text{M1}}$  defines an interrupt acknowledge cycle. If a mask follows the interrupt mode word, interrupts are enabled by the rising edge of the first  $\overline{\text{M1}}$  following the setting of the mask.

Data can now be transferred between the peripheral and the CPU. The timing for this transfer is as described in Section 5.0.

#### 7.3 CONTROL INTERFACE

A typical control mode application is illustrated in figure 7.0-3. Suppose an industrial process is to be monitored. The occurrence of any abnormal operating condition is to be reported to a Z80-CPU based control system. The process control and status word has the following format:

D7	D6	D5	D4	D3	D2	D1	D0
Special Test	Turn On Power	Power Failure Alarm	Halt Process- ing	Temp. Alarm	Temp Heaters On	Pressur- ize System	Pressure Alarm



The PIO may be used as follows. First Port A is set for Mode 3 operation by writing the following control word to Port A.


D7	D6	D5	D4	D3	D2	D1	D0
1	1	х	х	1	1	1	1

Whenever Mode 3 is selected, the next control word sent to the port must be an I/O select word. In this example we wish to select port data lines A5, A3, and A0 as inputs and so the following control word is written:

D7	D6	D5	D4	D3	D2	D1	D0
0	0	1	0	1	0	0	1

_	D7	D6	D5	D4	D3	D2	D1	D0
	V7	V6	V5	V4	V3	V2	V1	٧٥

An interrupt control word is next sent to the port:



The mask word following the interrupt mode word is:

D7	D6	D5	D4	D3	D2	D1	D0
1	1	0	1	0	1	1	0

Selects A5, A3 and A0 to be monitored

Now, if a sensor puts a high level on line A5, A3, or A0, an interrupt request will be generated. The mask word may select any combination of inputs or outputs to cause an interrupt. For example, if the mask word above had been:

D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	0	1	1	0

then an interrupt request would also occur if bit A7 (special Test) of the output register was set.

Assume that the following port assignments are to be used:

E0<sub>H</sub>= Port A Data E1<sub>H</sub>= Port B Data E2<sub>H</sub>= Port A Control E3<sub>H</sub>= Port B Control

All port numbers are in hexadecimal notation. This particular assignment of port numbers is convenient since  $A_0$  of the address bus can be used as the Port B/A Select and  $A_1$  of the address bus can be used as the Control/Data Select. The Chip Enable would be the decode of CPU address bits  $A_7$  thru  $A_2$  (111000). Note that if only a few peripheral devices are being used, a Chip Enable decode may not be required since a higher order address bit could be used directly.

### 8.0 PROGRAMMING SUMMARY

## **8.1 LOAD INTERRUPT VECTOR**


V7 V6 V5 V4 V3	V2 V1 0
----------------	---------

## 8.2 SET MODE




MODE NUMBER	М1	M <sub>O</sub>	MODE
0	0	0	Output
1	0	1	Input
2	1	0	Bidirectional
3	1	1	Bit Control

When selecting Mode 3, the next word to the PIO must set the I/O Register:




I/O = 1 Sets bit to Input I/O = 0 Sets bit to Output

## **8.3 SET INTERRUPT CONTROL**



**USED IN MODE 3 ONLY** 

If the "mask follows" bit is high, the next control word written to the PIO must be the mask:



MB = 0, Monitor bit MB = 1, Mask bit from being monitored

Also, the interrupt enable flip flop of a port may be set or reset without modifying the rest of the interrupt control word by using the following command:

Int Enable	х	х	х	0	0	1	1	
---------------	---	---	---	---	---	---	---	--

### 9.0 ELECTRICAL SPECIFICATIONS

## 9.1 ABSOLUTE MAXIMUM RATINGS\*

Temperature Under Bias Storage Temperature Voltage On Any Pin With Respect To Ground Power Dissipation Specified operating range.

 $-65^{\circ}$ C to  $+150^{\circ}$ C

-0.3V to +7V

.6W

### 9.2 D. C. CHARACTERISTICS

**Table 9.2-1** 

 $T_A = 0^{\circ} C$  to  $70^{\circ} C$ ,  $V_{CC} = 5 V \pm 5\%$  unless otherwise specified

Symbol	Symbol Parameter		Max	Unit	Test Condition
VILC	Clock Input Low Voltage	-0.3	0.45	V	
VIHC	Clock Input High Voltage	V <sub>CC</sub> 6	V <sub>CC</sub> +.3	V	·
VIL	Input Low Voltage	-0.3	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	Vcc	V	
VOL	Output Low Voltage		0.4	٧	I <sub>OL</sub> = 2.0mA
Voн	Output High Voltage	2.4		V	$I_{OH} = -250 \mu A$
<sup>I</sup> cc	Power Supply Current		70*	mA	
1 <sub>L1</sub>	Input Leakage Current		10	μΑ	$V_{IN} = 0$ to $V_{CC}$
<sup>I</sup> LOH	Tri-State Output Leakage Current in Float		10	μΑ	V <sub>OUT</sub> =2.4 to V <sub>CC</sub>
<sup>1</sup> LOL	Tri-State Output Leakage Current in Float		-10	μΑ	V <sub>OUT</sub> = 0.4 V
<sup>I</sup> LD	Data Bus Leakage Current in Input Mode		±10	μΑ	0≤V <sub>IN</sub> ≤V <sub>CC</sub>
IOHD	Darlington Drive Current	-1.5		mA	V <sub>OH</sub> =1.5V Port B Only

<sup>\* 150</sup>mA for -4, -10, and -20 devices.

## 9.3 CAPACITANCE

Table 9.3-1

 $T_A = 25^{\circ}C$ , f = 1 MHz

Symbol	Parameter	Max	Unit	Test Condition
$c_\Phi$	Clock Capacitance	10	pF	Unmeasured Pins
C <sub>IN</sub>	Input Capacitance	5	pF	Returned to Ground
C <sub>OUT</sub>	Output Capacitance	10	pF	

<sup>\*</sup>Comment

Stresses above those listed under "Absolute Maximum Rating" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other condition above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## 9.4A A.C. CHARACTERISTICS MK3880, MK3880-10, MK3880-20, Z80-PIO

 $T_A$ = 0°C to 70°C,  $V_{CC}$  = +5V  $\pm$  5%, unless otherwise noted Table 9.4-1A

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
Φ	<sup>t</sup> c <sup>t</sup> W (ΦH) <sup>t</sup> W (ΦL) <sup>t</sup> r, <sup>t</sup> f	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	400 170 170	[1] 2000 2000 30	nsec nsec nsec nsec	
	t <sub>h</sub>	Any Hold Time for Specified Set-Up Time	0		nsec	
C/D SEL CE ETC.	<sup>t</sup> s Φ(cs)	Control Signal Set-up Time to Rising Edge of $\Phi$ During Read or Write Cycle	280		nsec	
D <sub>0</sub> -D <sub>7</sub>	<sup>t</sup> DR(D) <sup>t</sup> sΦ(D)	Data Output Delay from Falling Edge of RD Data Set-Up Time to Rising Edge of $\Phi$ During Write or $\overline{\text{M1}}$ Cycle	50	430	nsec nsec	[2] C <sub>L</sub> = 50pF
	<sup>t</sup> DI(D)	Data Output Delay from Falling Edge of IORQ During INTA Cycle		340	nsec	[3]
	<sup>t</sup> F(D)	Delay to Floating Bus (Output Buffer Disable Time)		160	nsec	
IEI	<sup>t</sup> S (IEI)	IEI Set-Up Time to Falling Edge of IORQ During INTA Cycle	140		nsec	
IEO	<sup>t</sup> DH (IO) <sup>t</sup> DL (IO) <sup>t</sup> DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		210 190 300	nsec nsec nsec	[5] [5] C <sub>L</sub> = 50pF [5]
ΙΟRQ	<sup>t</sup> s <b>Φ</b> (IR)	$\overline{\text{IORO}}$ Set-Up Time to Rising Edge of $\Phi$ During Read or Write Cycle	250		nsec	
M1	<sup>t</sup> s Ф (м1)	M1 Set-Up Time to Rising Edge of $\Phi$ During INTA or M1 Cycle. See Note B.	210		nsec	
RD	<sup>t</sup> s Φ (RD)	RD Set-Up Time to Rising Edge of $\Phi$ During Read or M1 Cycle	240		nsec	
A o - A -	<sup>t</sup> S (PD) <sup>t</sup> DS (PD)	Port Data Set-Up Time to Rising Edge of STROBE (Mode 1) Port Data Output Delay from Falling Edge of STROBE (Mode 2)	260	230	nsec nsec	[5]
A <sub>0</sub> -A <sub>7</sub> B <sub>0</sub> -B <sub>7</sub>	<sup>t</sup> F (PD)	Delay to Floating Port Data Bus from Rising Edge of		200	nsec	C <sub>L</sub> = 50pF
	<sup>t</sup> DI (PD)	STROBE (Mode 2)  Port Data Stable from Rising Edge of IORQ During WR  Cycle (Mode 0)		200	nsec	[5]
ASTB BSTB	<sup>t</sup> W (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
INT	<sup>t</sup> D (IT) <sup>t</sup> D (IT3)	INT Delay Time from Rising Edge of STROBE INT Delay Time from Data Match During Mode 3 Operation		490 650	nsec nsec	
ARDY BRDY	<sup>t</sup> DH (RY)	Ready Response Time from Rising Edge of IORQ		t <sub>c</sub> +	nsec	[5]
BNUT	<sup>t</sup> DL (RY)	Ready Response Time from Rising Edge of STROBE		460 t <sub>c</sub> + 400	nsec	C <sub>L</sub> = 50pF [5]

A.  $2.5t_c > (N-2)t_{DL}(IO) + t_{DM}(IO) + t_{S(IEI)} + TTL$  Buffer Delay, if any

B.  $\overline{\text{M1}}$  must be active for a minimum of 2 clock periods to reset the PIO.

 $<sup>\</sup>begin{array}{ll} \hbox{[1]} & t_{\text{C}} = t_{W} \ (\Phi \, \text{H}) \ ^{+} \ t_{W} \ (\Phi \, \text{L}) \ ^{+} \ t_{r} \ ^{+} \ t_{f} \\ \hbox{[2]} & \text{Increase} \ t_{DR(D)} \ \text{by 10 nsec for each 50pF increase in loading up to 200pF max.} \end{array}$ 

<sup>[3]</sup> Increase  $t_{\mbox{DI (D)}}$  by 10 nsec for each 50pF increase in loading up to 200pF max.

<sup>[4]</sup> For Mode 2:  $t_W (ST) > t_S (PD)$ 

<sup>[5]</sup> Increase these values by 2 nsec for each 10pF increase in loading up to 100pF max.

## 9.4B A.C. CHARACTERISTICS MK3881-4, Z80A-PIO

Table 9.4-1B  $T_A=0^{\circ}C$  to  $70^{\circ}C$ ,  $V_{CC}=+5V\pm5\%$ , unless otherwise noted

SIGNAL	SYMBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
Φ	t <sub>c</sub> <sup>t</sup> W (Фн) <sup>t</sup> W (ФL) <sup>t</sup> r, t <sub>f</sub>	Clock Period Clock Pulse Width, Clock High Clock Pulse Width, Clock Low Clock Rise and Fall Times	250 105 105	[1] 2000 2000 30	nsec nsec nsec nsec	
	<sup>t</sup> h	Any Hold Time for Specified Set-Up Time	0		nsec	
C/D SEL CE ETC.	<sup>t</sup> s Φ(CS)	Control Signal Set-Up Time to Rising Edge of $\Phi$ During Read or Write Cycle	145		nsec	
D <sub>0</sub> -D <sub>7</sub>	<sup>t</sup> DR(D) <sup>t</sup> S Φ(D) <sup>t</sup> DI (D) <sup>t</sup> F (D)	Data Output Delay From Falling Edge of RD  Data Set-Up Time to Rising Edge of ⊕During Write or  M1 Cycle  Data Output Delay from Falling edge of IORQ During INTA  Cycle  Delay to Floating Bus (Output Buffer Disable Time)	50	380 250 110	nsec nsec nsec nsec	[2]  C <sub>L</sub> = 50pF  [3]
IEI	t <sub>S</sub> (IEI)	IEI Set-Up Time to Falling edge of IORQ during INTA Cycle	140		nsec	
IEO	<sup>t</sup> DH (IO) <sup>t</sup> DL (IO) <sup>t</sup> DM (IO)	IEO Delay Time from Rising Edge of IEI IEO Delay Time from Falling Edge of IEI IEO Delay from Falling Edge of M1 (Interrupt Occurring Just Prior to M1) See Note A.		160 130 190	nsec nsec nsec	[5] [5] C <sub>L</sub> = 50pF [5]
ĪΟRQ	<sup>t</sup> s ⊕(IR)	$\overline{IORO}$ Set-Up Time to Rising Edge of $\Phi$ During Read or Write Cycle	115		nsec	
M1	<sup>t</sup> s Ф(м1)	$\overline{\text{M1}}$ Set-Up Time to Rising Edge of $\Phi$ During $\overline{\text{INTA}}$ or $\overline{\text{M1}}$ Cycle. See Note B.	90		nsec	
RD	<sup>t</sup> s ⊕(RD)	RD Set-Up Time to Rising Edge of $\Phi$ During Read or M1 Cycle	115		nsec	
A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub>	<sup>t</sup> S (PD) <sup>t</sup> DS (PD) <sup>t</sup> F (PD)	Port Data Set-Up Time to Rising Edge of STROBE (MODE 1) Port Data Output Delay from Falling Edge of STROBE (Mode 2) Delay to Floating Port Data Bus from Rising Edge of STROBE (Mode 2)	230	210 180	nsec nsec nsec	[5] C <sub>L</sub> = 50pF
	<sup>t</sup> DI (PD)	Port Data Stable from Rising Edge of IORQ During WR Cycle (Mode 0)		180	nsec	[5]
ASTB BTSB	<sup>t</sup> W (ST)	Pulse Width, STROBE	150 [4]		nsec nsec	
ĪNT	<sup>t</sup> D (IT) <sup>t</sup> D (IT3)	INT Delay Time from Rising Edge of STROBE  INT Delay Time from Data Match During Mode 3 Operation		440 650	nsec nsec	
ARBY, BRDY	<sup>t</sup> DH (RY)	Ready Response Time from Rising Edge of IORQ  Ready Response Time from Rising Edge of STROBE		t <sub>c</sub> + 410 t <sub>c</sub> + 360	nsec nsec	[5] C <sub>L</sub> = 50pF [5]

A.  $2.5t_c > (N-2)t_{DL(IO)} + t_{DM} (IO) + t_{S(IEI)} + TTL$  Buffer Delay, if any

B. M1 must be active for a minimum of 2 clock periods to reset the PIO.


<sup>[1]</sup>  $t_c = t_W (\Phi_H) + t_W (\Phi_L) + t_r + t_f$ 

<sup>[2]</sup> Increase  $t_{\mbox{DR}(\mbox{D})}$  by 10 nsec for each 50pF increase in loading up to 200pF max.

<sup>[3]</sup> Increase  $t_{\mbox{DI (D)}}$  by 10 nsec for each 50pF increase in loading up to 200pF max.

<sup>[4]</sup> For Mode 2:  $t_W (ST) > t_S(PD)$ 


<sup>[5]</sup> Increase these values by 2 nsec for each 10pF increase in loading up to 100pF max.




## 9.5 TIMING DIAGRAM

Timing measurements are made at the following voltages, unless otherwise specified:






## PACKAGE DESCRIPTION - 40 PIN DUAL IN-LINE PLASTIC PACKAGE



## PACKAGE DESCRIPTION - 40 PIN DUAL IN-LINE CERAMIC PACKAGE



## **ORDERING INFORMATION**

PART NO.	DESIGNATOR	PACKAGE TYPE	MAX CLOCK FREQUENCY	TEMPERATURE RANGE
MK3881N	Z80-PIO	Plastic	2.5 MHz	
MK3881P	Z80-PIO	Ceramic	2.5 MHz	
MK3881N-4	Z80A-PIO	Plastic	4.0 MHz	0° to 70°C
MK3881P-4	Z80A-PIO	Ceramic	4.0 MHz	:
MK3881P-10	Z80-PIO	Ceramic	2.5 MHz	-40° to +85°C
MK3881P-20	Z80-PIO	Ceramic	2.5 MHz	-55° to +125°C



1215 W. Crosby Rd. • Carrollton, Texas 75006 • 214/242-0444 In Europe, contact: MOSTEK GmbH, Talstrasse 172 D 7024 Filderstadt-1, W. Germany • Tele: (0711) 701096

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate an reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

Published by Mostek Corp. with the permission of Zilog, Inc



1215 W. Crosby Rd. • Carrollton, Texas 75006 • 214/242-0444 In Europe, Contact: MOSTEK Brussels 150 Chaussee de la Hulpe, B1170, Belgium; Telephone: (32) 02/660-2568/4713

Mostek reserves the right to make changes in specifications at any time and without notice. The information furnished by Mostek in this publication is believed to be accurate and reliable. However, no responsibility is assumed by Mostek for its use; nor for any infringements of patents or other rights of third parties resulting from its use. No license is granted under any patents or patent rights of Mostek.

PRINTED IN USA December 1978 Publication No. MK 79606

Copyright 1978 by Mostek Corporation All rights reserved

## ERRATA SHEET FOR MDX-PIO

The attached parts lists replace all parts lists for  $2.5~\mathrm{MHz}$  and  $4.0~\mathrm{MHz}$  boards up to Rev. E.

		-

P/N	QTY.	DESCRIPTION	ITEM NO.	DRAWING NO.
0000000			AA:NOTE THE FOLLOWING PARTS	77650
0000001			AB: ARE USED IN THE 2.5MHZ	77650
0000002			AC:BOARDS.	77650
0000003		SCH 450-00371-00 REV E	l .	77650
0000004		ASSY 450-00370-10 REV E		77650
4610114	1	FAB 450-00369-00 REV E	AZ:PC BOARD MDX-PIO	77650
4280155	1	EJECTOR CARD EDGE	В	77650
4150111	1 1	CAPACITOR .1UF	C1-9	77650
4150140		CAPACITOR 15UF 20V	C10	77650
4280007		WIRE WRAP TERMINAL	E26	77650
4210295		HEADER 26 PIN RIGHT <	J1,2	77650
4210099		HEADER 40PIN	J3	77650
4210144	1 1	HEADER 10PIN	J4	77650
4470041		RESISTOR 47 1/4W 5%	R1-4	77650
4470073		RESISTOR 1K 1/4W 5%	R5,8,9,10	77650
4470097		RESISTOR 10K 1/4W 5%	R6	77650
4470069		RESISTOR 680 1/4W 5%	R7	77650
4313562	6	IC 74LS243	U1-6	77650
4313270	2	IC MK3881N	U13,14	77650
4313287	1	IC 74LS00	U15	77650
4313288	1	IC 74LS04	U16	77650
4313500	1	IC 74LS11	U18	77650
4313508	3	IC 74LS245	U19,20,22	77650
4313456	1	IC 74LS85	U21	77650
4313009	1	IC 7407	U23	77650
4313507	4	IC 74LS244	U7,9,10,12	77650
4313417	3	IC 74LS86	U8,11,17	77650
4470176	4	DIP 14 PIN 1K	UR1-4	77650
4470178	5	SIP 6 PIN 1K	UR5-9	77650
4620019	2	SOCKET 40 PIN SOLDER	X13,14	77650
4620070	4	SOCKET 20 PIN SOLDER	X7,9,10,12	77650
4620016	10	SOCKET 14 PIN SOLDER	XR1-4,X1-6	77650
5025266	1	TRAVELER WIP	Z:NOTE IN HOUSE USE ONLY	77650
5013206	1	BOX SHIPPING	Z:SHIPPED NOT ASSEMBLED	77650
5013004	2	BAG ANTISTATIC	Z:SHIPPED NOT ASSEMBLED	77650
		: SHIPPIG LIST MDX-PIO	***************************************	
MK79606	1	MANUAL MDX-PIO	***************************************	\77650
MK79815	1	FACTORY NOTICES	***************************************	177650

			·		

P/N	ΩΤΥ.	DESCRIPTION	ITEM NO.	DRAWING NO.
000000			AA:NOTE THE FOLLOWING PARTS	776504
0000001			AB:ARE USED IN THE 4.0MHZ	776504
0000002			AC:BOARDS.	776504
0000003		SCH 450-00371-00 REV E	AZ:MDX-PIO	776504
0000004		ASSY 450-00370-11 REV E		776504
4610114	1	FAB 450-00369-00 REV E	AZ:PC BOARD MDX-PIO	776504
4280155	1	EJECTOR CARD EDGE	8	776504
4150111	9	CAPACITOR .1UF	C1-9	776504
4150140	1	CAPACITOR 15UF 20V	C10	776504
4280007		WIRE WRAP TERMINAL	E26	776504
4210295	2	HEADER 26 PIN RIGHT <	J1,2	776504
4210099		HEADER 40PIN	J3	776504
4210144	1	HEADER 10PIN	J4	776504
4470041	4	RESISTOR 47 1/4W 5%	R1-4	776504
4470073	4	RESISTOR 1K 1/4W 5%	R5,8,9,10	776504
4470097	1	RESISTOR 10K 1/4W 5%	R6	776504
4470069	1	RESISTOR 680 1/4W 5%	R7	776504
4313562	6	IC 74LS243	U1-6	776504
4313533	2	IC MK3881-4	U13,14	776504
4313287	1	IC 74LS00	U15	776504
4313285	1	IC 74S04	U16	776504
4313500	1	IC 74LS11	U18	776504
4313508	3	IC 74LS245	U19,20,22	776504
4313456	1	IC 74LS85	U21	776504
4313009	1	IC 7407	U23	776504
4313507	4	IC 74LS244	U7,9,10,12	776504
4313417	3	IC 74LS86	U.8 • 11 • 17	776504
4470176	4	DIP 14 PIN 1K	UR1-4	776504
4470178	5	SIP 6 PIN 1K	UR5-9	776504
4620019	.2	SOCKET 40 PIN SOLDER	X13,14	776504
4620070	4	SOCKET 20 PIN SOLDER	X7,9,10,12	776504
4620016	10	SOCKET 14 PIN SOLDER	XR1-4,X1-6	776504
5025266	1	TRAVELER WIP	Z:NOTE IN HOUSE USE ONLY	776504
5013206	1	BOX SHIPPING	Z:SHIPPED NOT ASSEMBLED	776504
5013004	2	BAG ANTISTATIC	Z:SHIPPED NOT ASSEMBLED	776504
		SHIPPING LIST MDX-PI04	***************************************	
MK79606	3	MANUAL MDX-PIO	***************************************	
MK79815	1	FACTORY NOTICES	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	<b>\776504</b> 