

Includes

- **SOFTWARE**
 - Data I/O's Synario Entry and Functional Simulation Software
 - pDS+TM Synario Fitter for ispLSI[®] and pLSI[®] Devices
 - ispGDSTM (Generic Digital Switch) Compiler Software
 - ISPTM Programming Software
- **SAMPLES**
 - ispLSI 2032 Device in 44-Pin PLCC Package
 - ispGAL22V10 Device in 28-Pin PLCC Package
 - ispGDS14 Device in 20-pin PLCC Package
- **HARDWARE**
 - ispDOWNLOADTM Cable
- **WINDOWS 3.1x AND WINDOWS 95 COMPATIBLE**

Features

- **Easy-to-Use Kit Contains Everything Needed for In-System ProgrammableTM Device Design-in**
- **Data I/O's Synario Software — Schematic Entry, ABEL HDL Entry, Functional Simulator with Waveform Viewer, Synario Project Navigator**
- **Supports LSC's ispLSI 1000, 1000E, 2000 and 2000V/LV Devices — the Industry's Fastest High Density Programmable Devices at up to 180 MHz**
- **Supports All Lattice Semiconductor GAL Architectures including the ispGAL22V10**
- **Supports ISP Generic Digital Switch for Applications such as Software Driven Hardware Configuration and Multiple DIP Switch Replacement**
- **Keyless for Easy Portability**

Introduction

The Lattice Semiconductor ISP Synario System contains everything needed to design and program with Lattice Semiconductor ispLSI and GAL devices. The full version of Data I/O's Synario-Entry tools for schematic capture and ABEL-HDL language logic design, a functional simulator and Data I/O's Project Navigator for easy design and logic debugging are included. The ISP Synario System supports high density design for Lattice Semiconductor's ispLSI and pLSI 1000, 1000E, 2000 and 2000V/LV devices. The tools included also support the full range of

Lattice Semiconductor's industry standard ispGAL and GAL devices, including the ispGAL22V10, GAL16V8, GAL20V8 and GAL6001 devices, and others. In addition, the ISP Synario System includes device samples of the ispLSI 2032, isp GAL22V10 and ispGDSTM, as well as an ispDOWNLOADTM Cable to download designs to the PC board.

In-System Programmability (ISP)

ISP is a LSC innovation that enables device programming and reprogramming on the printer circuit board at 5 volts. There are several advantages to in-system programmability: 1) It accelerates board- and system-level debug and enables you to define your board layout earlier in the design process; 2) ISP eliminates bent leads caused by extra handling and socket insertions made during the device programming process; 3) Systems incorporating ISP are reconfigurable with the devices already soldered to the printed circuit board, minimizing board rework expense; and 4) Field upgrades become easy by downloading a new configuration file to the end equipment via floppy disk or modem.

Synario Entry and pDS+ Fitter

The ISP Synario System contains a full featured version of Data I/O's Synario Entry tools for schematic capture and ABEL-HDL language logic design. The Synario Entry tool also includes a functional simulator with waveform viewer and Data I/O's powerful Project Navigator for easy design and logic debugging. Mixed-mode design entry is made easy with this system using schematics and powerful high level equations, truth tables, and state machine syntax in a single device design. Synario's powerful design features and versatile libraries are all presented in a user friendly WindowsTM based environment that makes design even easier. The Synario Project Navigator is a design manager that organizes source files and presents an easy to follow processing checklist.

Tightly integrated with Synario, Lattice's pDS+ Synario Fitter features multi-level logic synthesis, automatic partitioning and mapping, design optimization for higher performance and better device utilization, and programming file creation.

ispLSI and pLSI Device Support

Available in speed grades from 5.0ns to 20ns t_{PD} and 180MHz to 60MHz F_{max} , the ispLSI 1000/E and 2000/V/LV family devices supported by this system represent the fastest and most innovative architectures in the CPLD industry. And best of all, they offer Lattice ISP technology.

- Easy set-up menus for multiple ports
- Simple device configuration menus

ispCODE software includes ANSI C source routines for In-System Programming. ispCODE makes it easier to implement ISP technology programming using an embedded system microprocessor or ATE final test equipment.

ispGAL, GAL and ispGDS Device Support

The ispGAL22V10 is the industry's only in-system programmable 22V10 device and offers speeds up to 7.5ns maximum propagation delay. The logic functionality, fuse map, and AC and DC parameters of the ispGAL22V10 are fully compatible with standard bipolar and CMOS 22V10 devices. The 28-pin PLCC package provides the same functional pinout as the standard 22V10 by using the four no-connect pins on the 28-pin PLCC package for the ISP interface signals. The Lattice GAL device architectures supported include the 16V8, 16V8Z, 16LV8, 16LV8Z, 16VP8, 18V10, 20V8, 20LV8Z, 20RA10, 20VP8, 20XV10, 22LV10, 22V10, 26CV12, 6001, and 6002. Lattice's ispGDS family is a unique in-system programmable switch device with dual banks of I/O switches where any I/O switch in one bank can be driven by any I/O switch in the other bank. Lattice's ispGDS family consists of the ispGDS14, ispGDS18 and ispGDS22 devices.

Product Ordering Information

Product Code	Description
ISP-SYN2	ISP Synario System

ISP Daisy Chain Download and ispCODE

ISP Daisy Chain Download software is a comprehensive design download package for the LSC ISP device families. The ISP Daisy Chain software provides an efficient method of programming LSC devices using JEDEC files generated from any compatible software tool. This complete device programming tool helps you to quickly and easily program devices with your designs, supporting both the Microsoft Windows and DOS environments.

The ISP Daisy Chain Download software includes:

- Support for Microsoft Windows 3.1x and Windows 95 design environments
- Support for the DOS environment
- JEDEC file conversion to the ispSTREAM™ for download directly from your system to a device
- Detection and identification of as many as 60 devices in a daisy chain
- Single ISP device programming
- Multiple ISP device daisy chain programming



Copyright © 1996 Lattice Semiconductor Corporation.

E²CMOS, GAL, ispGAL, ispLSI, pLSI, pDS, Silicon Forest, UltraMOS, Lattice Logo, L with Lattice Semiconductor Corp. and L (Stylized) are registered trademarks of Lattice Semiconductor Corporation (LSC). The LSC Logo, Generic Array Logic, In-System Programmability, In-System Programmable, ISP, ispATE, ispCODE, ispDOWNLOAD, ispGDS, ispStarter, ispSTREAM, ispTEST, ispTURBO, Latch-Lock, pDS+, RFT, Total ISP and Twin GLB are trademarks of Lattice Semiconductor Corporation. ISP is a service mark of Lattice Semiconductor Corporation. All brand names or product names mentioned are trademarks or registered trademarks of their respective holders.

Lattice Semiconductor Corporation (LSC) products are made under one or more of the following U.S. and international patents: 4,761,768 US, 4,766,569 US, 4,833,646 US, 4,852,044 US, 4,855,954 US, 4,879,688 US, 4,887,239 US, 4,896,296 US, 5,130,574 US, 5,138,198 US, 5,162,679 US, 5,191,243 US, 5,204,556 US, 5,231,315 US, 5,231,316 US, 5,237,218 US, 5,245,226 US, 5,251,169 US, 5,272,666 US, 5,281,906 US, 5,295,095 US, 5,329,179 US, 5,331,590 US, 5,336,951 US, 5,353,246 US, 5,357,156 US, 5,359,573 US, 5,394,033 US, 5,394,037 US, 5,404,055 US, 5,418,390 US, 5,493,205 US, 0194091 EP, 0196771B1 EP, 0267271 EP, 0196771 UK, 0194091 GB, 0196771 WG, P3686070.0-08 WG. LSC does not represent that products described herein are free from patent infringement or from any third-party right.

The specifications and information herein are subject to change without notice. Lattice Semiconductor Corporation (LSC) reserves the right to discontinue any product or service without notice and assumes no obligation to correct any errors contained herein or to advise any user of this document of any correction if such be made. LSC recommends its customers obtain the latest version of the relevant information to establish, before ordering, that the information being relied upon is current.

LSC warrants performance of its products to current and applicable specifications in accordance with LSC's standard warranty. Testing and other quality control procedures are performed to the extent LSC deems necessary. Specific testing of all parameters of each product is not necessarily performed, unless mandated by government requirements.

LSC assumes no liability for applications assistance, customer's product design, software performance, or infringements of patents or services arising from the use of the products and services described herein.

LSC products are not authorized for use in life-support applications, devices or systems. Inclusion of LSC products in such applications is prohibited.

LATTICE SEMICONDUCTOR CORPORATION

5555 Northeast Moore Court
Hillsboro, Oregon 97124 U.S.A.

Tel.: (503) 681-0118

FAX: (503) 681-3037

<http://www.latticesemi.com>

November 1996
