




HD64180S NPU HARDWARE MANUAL



HD64180S NPU Hardware Manual

When using this document, keep the following in mind:

- This document may, wholly or partially, be subject to change without notice.
- 2. All rights are reserved: No one is permitted to reproduce or duplicate, in any form, the whole or part of this document without Hitachi's permission.
- Hitachi will not be held responsible for any damage to the user that may result from accidents or any other reasons during operation of the user's unit according to this document.
- 4. Circuitry and other examples described herein are meant merely to indicate the characteristics and performance of Hitachi's semiconductor products. Hitachi assumes no responsibility for any intellectual property claims or other problems that may result from applications based on the examples described herein.
- No license is granted by implication or otherwise under any patents or other rights of any third party or Hitachi, Ltd.
- 6. MEDICAL APPLICATIONS: Hitachi's products are not authorized for use in MEDICAL APPLICATIONS without the written consent of the appropriate officer of Hitachi's sales company. Such use includes, but is not limited to, use in life support systems. Buyers of Hitachi's products are requested to notify the relevant Hitachi sales offices when planning to use the products in MEDICAL APPLICATIONS.

PREFACE

The HD64180S, network processing unit (NPU), provides multipurpose high-speed communication control functions on a single LSI chip. The HD64180S offers high performance communication protocol processing, as well as user system application processing, at a low cost.

Built-in features, such as an 8-bit CPU, 2 serial I/O channels, and a direct memory access controller (DMAC), support high-speed data transfer by reducing communications overheads.

The HD64180S has a variety of applications. It can be used as a communication subsystem processor or as a controller in a distributed control system for industrial robots.

In addition, the HD64180S is designed to interface with existing communication chips and to be compatible with existing communication software. It can be used with virtually any kind of communication system.

This manual describes HD64180S hardware. For details about programming instructions refer to the HD64180 Programming Manual (#U92).

,			,

How to Use This Manual

This User's Manual provides details about the performance and functions of the HD64180S in addition to information about possible applications. For details about the communication protocols supported by the HD64180S, please refer to published documents.

Section Contents

This manual consists of fourteen sections and seven appendices.

- Section 1 Overview

This section outlines the internal configuration and functional blocks (CPU, MSCI, ASCI/CSIO, DMAC, etc.) of the HD64180S, and gives sample applications.

- Section 2 Pin Assignments and Signal Descriptions

- Section 3 CPU

This section provides details about the architecture of the built-in CPU, basic operation timing, and chip operating modes (sleep, system stop, etc.). Information about CPU interrupt processing, memory management functions, and associated registers is also provided.

- Section 4 MSCI

This section gives a general description of the asynchronous, byte synchronous, and bit synchronous communication protocols supported by the built-in multiprotocol serial communications interface (MSCI). It describes how to set registers for various communication functions.

- Section 5 ASCI/CSIO

This section provides a general description of the asynchronous and clock synchronous communication protocols supported by the built-in asynchronous serial communication interface/clocked serial I/O port (ASCI/CSIO). It also describes how to set registers for various communication functions.

- Section 6 DMAC

This section explains the single- and chained-block transfer modes supported by the built-in direct memory access controller (DMAC). Descriptions of internal register functions and its setting are also given.

- Section 7 Timers

This section describes built-in timer functions, such as external event signal counting and square waveform generation. Descriptions of internal register functions are also given.

- Section 8 Refresh Controller

This section provides information about the built-in refresh controller which makes programming of the DRAM refresh cycle. Descriptions of internal register functions are also given.

- Section 9 Wait Controller

This section describes the built-in wait controller which inserts wait states during memory access to one of three physical address spaces or during I/O accesses. Details about the associated internal registers and WAIT pin are also provided.

- Section 10 Chip Select Control

The chip select pins ($\overline{CS0}$, $\overline{CS1}$, and $\overline{CS2}$) which indicate access to one of three physical address spaces are described in this section.

- Section 11 Low Power Dissipation Modes

This section describes the low power dissipation modes (sleep and system stop).

- Section 12 Oscillator Circuit

This section explains the clock supply function and shows how to connect a crystal resonator to the built-in oscillator circuit. This section also gives details about board design and using an external clock.

- Section 13 Electrical Specifications

This section lists the electrical characteristics (absolute maximum ratings, recommended operating conditions, DC and AC characteristics) and provides timing diagrams.

- Section 14 Package Dimensions

This section shows the dimensions of the HD64180S package.

See sections 1, 4, 5, and 6 for details about the communication functions provided by the HD64180S.

CONTENTS

Secti	on 1.	Overview1
1.1	Overv	iew
1.2	Applio	cations4
	1.2.1	Position in Product Line
	1.2.2	Examples of System Configuration
Secti	on 2.	Pin Assignments and Signal Descriptions9
2.1	Pin As	ssignments9
2.2	Signal	Descriptions
	2.2.1	Power Supply
	2.2.2	Clock
	2.2.3	Reset Line
	2.2.4	Address Lines
	2.2.5	Data Lines
	2.2.6	Memory and I/O Interface Lines
	2.2.7	System Control Lines
	2.2.8	Interrupt Lines
	2.2.9	DMA Lines
	2.2.10	Serial I/O (MSCI) Lines
	2.2.11	Serial I/O (ASCI/CSIO) Lines
	2.2.12	Timer Lines
Secti	on 3.	Central Processing Unit (CPU)
3.1	Overv	iew
3.2	Basic	CPU Architecture
	3.2.1	CPU Internal Registers
	3.2.2	Addressing Modes
	3.2.3	Instruction Set
	3.2.4	I/O Space
3.3	CPU E	Basic Operation Timing31
	3.3.1	Outline
	3.3.2	Opcode Fetch Timing
	3.3.3	Memory Data Read/Write Timing
	3.3.4	I/O Read/Write Timing
	3.3.5	Basic Instruction Execution Timing
	3.3.6	Interfacing Z80-based Peripheral LSIs

3.4	Chip	Operation Modes	48
	3.4.1	Outline	48
	3.4.2	Reset Mode	50
	3.4.3	Normal Operation Mode	52
	3.4.4	Halt Mode	52
	3.4.5	Sleep Mode	55
	3.4.6	System Stop Mode	58
3.5	Bus A	rbiter	59
	3.5.1	Overview	59
	3.5.2	Timing for Passing Bus Control	61
	3.5.3	Bus Release Mode	62
	3.5.4	Bus Control Passing	65
3.6	Interr	upts	66
	3.6.1	Overview	66
	3.6.2	Interrupt Control Registers and Interrupt Enable Flags	67
	3.6.3	TRAP	80
	3.6.4	Nonmaskable Interrupt (NMI)	83
	3.6.5	ĪNTo	86
	3.6.6	INT1, INT2, and the Internal Interrupts (Except TRAP)	92
	3.6.7	Initial Values of Flags and Registers Associated with Interrupts	97
	3.6.8	Control Signals for INT0, INT1, INT2, and Internal Interrupts	
		Except TRAP	97
3.7	Memo	ory Management Unit (MMU)	98
	3.7.1	Overview	98
	3.7.2	MMU Registers	99
	3.7.3	MMU Operating Space	100
	3.7.4	MMU Operation	101
	3.7.5	MMU and Reset	104
	3.7.6	MMU Operating Precautions	105
Sect	ion 4.	Multiprotocol Serial Communications Interface (MSCI)	106
4.1		riew	
	4.1.1	Functions	106
	4.1.2	Configuration and Operation	107
	4.1.3	Registers	
4.2	Regis	ters	
	4.2.1	MSCI Mode Register 0 (MMD0)	
	4.2.2		

	4.2.3	MSCI Mode Register 2 (MMD2)	124
	4.2.4	MSCI Control Register (MCTL)	127
	4.2.5	MSCI RX Clock Source Register (MRXS)	131
	4.2.6	MSCI TX Clock Source Register (MTXS)	134
	4.2.7	MSCI Time Constant Register (MTMC)	136
	4.2.8	MSCI Command Register (MCMD)	137
	4.2.9	MSCI Status Register 0 (MST0)	
	4.2.10	MSCI Status Register 1 (MST1)	145
		MSCI Status Register 2 (MST2)	
		MSCI Status Register 3 (MST3)	
		MSCI Frame Status Register (MFST)	
		MSCI Interrupt Enable Register 0 (MIE0)	
		MSCI Interrupt Enable Register 1 (MIE1)	
		MSCI Interrupt Enable Register 2 (MIE2)	
		MSCI Frame Interrupt Enable Register (MFIE)	
		MSCI Synchronous/Address Register 0 (MSA0)	
		MSCI Synchronous/Address Register 1 (MSA1)	
		MSCI Idle Pattern Register (MIDL)	
		MSCI TX/RX Buffer Register (MTRB)	
4.3		ion	
		Asynchronous Mode	
		Byte Asynchronous Mode	
		Bit Synchronous Mode	
	4.3.4		
4.4	Transn	nit/Receive Clock Selection	215
	4.4.1	Overview	
	4.4.2	Supplying the Transmit Clock	
		Supplying the Receive Clock	
		Baud Rate Generator	
		ADPLL	
4.5		L	
		Overview	
		Operation	
		Treductions for Comp and Table 22	229
		Preciation	
		Detailed Description	
4.6		Rate Generator	
4.0	4.6.1	Overview	
		Functions	
		Register Set Values and Bit Rates	

4.7	Interna	al Interrupts	241
	4.7.1	Interrupt Types and Sources	241
	4.7.2	Interrupt Clear	241
	4.7.3	Interrupt Enable Conditions	244
4.8	Applic	cation Examples	246
	4.8.1	Serial Data Transfer by the CPU and DMAC	246
	4.8.2	Maximum Bit Rate	247
	4.8.3	Example of Transmit by Programmed I/O	
		(Bi-sync Mode)	249
	4.8.4	Example of Receive by Programmed I/O (Bi-sync Mode)	253
	4.8.5	Example of Transmit in DMA Chained Block Transfer Mode	
		(bit synchronous HDLC mode)	256
	4.8.6	Example of Receive in DMA Chained Block Transfer Mode	
		(bit synchronous HDLC mode)	257
4.9	Reset	Operation	258
Sect	ion 5.	Asynchronous Serial Communications Interface/	T.
	(Clocked Serial I/O Port (ASCI/CSIO)	259
5.1	Overv	iew	
	5.1.1	Functions	259
	5.1.2	Configuration and Operation	260
	5.1.3	Registers	263
5.2	Regist	ers	264
	5.2.1	ASCI Mode Register 0 (MD0)	264
	5.2.2	ASCI Mode Register 1 (MD1)	267
	5.2.3	ASCI Mode Register 2 (MD2)	269
	5.2.4	ASCI Control Register (CTL)	271
	5.2.5	ASCI RX Clock Source Register (RXS)	272
	5.2.6	ASCI TX Clock Source Register (TXS)	274
	5.2.7	ASCI Time Constant Register (TMC)	277
	5.2.8	ASCI Command Register (CMD)	278
	5.2.9	ASCI Status Register 0 (ST0)	280
	5.2.10	ASCI Status Register 1 (ST1)	283
	5.2.11	ASCI Status Register 2 (ST2)	287
	5.2.12	ASCI Status Register 3 (ST3)	290
	5.2.13	ASCI Interrupt Enable Register 0 (IE0)	292
	5.2.14	ASCI Interrupt Enable Register 1 (IE1)	294

	5.2.15	5 ASCI Interrupt Enable Register 2 (IE2)	297
	5.2.16	5 ASCI TX/RX Buffer Register (TRB)	299
5.3	Opera	ıtion	300
	5.3.1	Asynchronous Mode	300
	5.3.2	Clocked Serial Mode	313
5.4	Trans	mit/Receive Clock Selection	317
	5.4.1	Overview	317
	5.4.2	Supplying the Transmit Clock	319
	5.4.3	Supplying the Receive Clock	319
	5.4.4	Baud Rate Generator	319
5.5	Baud	Rate Generator	320
	5.5.1	Overview	320
	5.5.2	Functions	321
	5.5.3	Register Set Values and Bit Rates	322
5.6	Intern	al Interrupts	328
	5.6.1	Interrupt Types and Sources	328
	5.6.2	Interrupt Clear	329
	5.6.3	Interrupt Request Conditions	331
5.7	Appli	cation Examples	333
	5.7.1	Serial Data Transfer by the CPU	333
	5.7.2	Maximum Bit Rates	333
5.8	Gener	rating MSCI-compatible Programs	335
	5.8.1	MSCI Compatibility	335
	5.8.2	Precautions for Generating MSCI-compatible Programs	335
5.9	Reset	Operation	336
Sect	ion 6.	Direct Memory Access Controller (DMAC)	337
6.1	Overv	iew	337
	6.1.1	Functions	337
	6.1.2	Configuration and Operation	339
	6.1.3	Registers	341
6.2	Regist	ers	343
	6.2.1	Destination Address Register (DAR) L, H, B (Buffer Address	
		Register (BAR) L, H, B)	343
	6.2.2	Source Address Register (SAR) L, H, B	
		(Chain Pointer Base (CPB))	344
	6.2.3	Current Descriptor Address Register (CDA) L, H	
	624		

	6.2.5	Receive Buffer Length (BFL) L, H	346
	6.2.6	Byte Count Register (BCR) L, H	347
	6.2.7	DMA Status Register (DSR)	348
	6.2.8	DMA Mode Register A (DMRA)	352
	6.2.9	DMA Mode Register B (DMRB)	355
	6.2.10	Frame-End Interrupt-Counter (FCT)	358
	6.2.11	DMA Interrupt Enable Register (DIR)	360
	6.2.12	DMA Command Register (DCR)	362
	6.2.13	DMA Priority Control Register (PCR)	363
	6.2.14	DMA Master Enable Register (DMER)	365
6.3	Descri	ptor	368
	6.3.1	Chained-block Transfers from Memory to the MSCI (Transmit)	368
	6.3.2	Chained-block Transfers from the MSCI to Memory (Receive)	371
6.4	Operat	ing Modes	372
	6.4.1	Overview	372
	6.4.2	Single-block Transfers Between Memory and Memory	
		(Dual Address)	374
	6.4.3	Single-block Transfers Between Memory and I/O (Memory-Mapped I/O)	
		(Dual Address)	377
,	6.4.4.	Single-block Transfers Between Memory and the MSCI	
		(Single Address)	382
	6.4.5	Chained-block Transfers from Memory to the MSCI	387
	6.4.6	Chained-block Transfers from the MSCI to Memory	400
	6.4.7	Characteristics	413
6.5	Conne	ctions Between the DMAC and MSCI	413
6.6	Interna	ıl Interrupts	415
6.7	Reset (- Operation	417
6.8	Precau	tions	418
Sect	ion 7.	Гіmers	419
7.1	Overvi	ew	419
	7.1.1	Functions	419
	7.1.2	Configuration and Operation	420
	7.1.3	Registers	421
7.2	Registe	ets	421
	7.2.1	Timer Up-counter (TCNT)	421
	7.2.2	Timer Constant Register (TCONR)	422
	7.2.3	Timer Control/Status Register (TCSR)	

	7.2.4	Timer Expand Prescale Register (TEPR)	425
7.3	Opera	ation Timing	426
	7.3.1	Timer Count-up Timing	426
	7.3.2	Output Timing	429
7.4	Intern	nal Interrupt	429
7.5	Low l	Power Dissipation Mode	430
7.6	Reset	Operation	430
7.7	Preca	utions	431
Sect	ion 8.	Refresh Controller	432
8.1	Overv	view	432
	8.1.1	Functions	432
	8.1.2	Configuration and Operation	433
	8.1.3	Register	433
8.2	Regis	ter	434
	8.2.1	Refresh Control Register (RCR)	434
8.3	Opera	ation	435
8.4	Refre	sh Controller Operation in Low Power Dissipation Mode	436
8.5	Reset	Operation	436
8.6	Preca	utions	437
Sect	ion 9.	Wait Controller	438
9.1	Overv	view	438
	9.1.1	Functions	438
	9.1.2	Configuration and Operation	439
	9.1.3	Registers	440
9.2	Regis	ters	440
	9.2.1	Physical Address Boundary Registers	,
		0 and 1 (PABR0 and PABR1)	440
	9.2.2	Wait Control Registers L, M, and H	
		(WCRL, WCRM, and WCRH)	445
	9.2.3	I/O Wait Control Register (IOWCR)	447
	9.2.4	Interrupt Wait Control Register (INTWR)	449
	9.2.5	Refresh Wait Control Register (RWCR)	
9.3	Opera	ation	
	9.3.1	Wait State Insertion Using WAIT Line Control	
	9.3.2	Wait State Insertion Using Register Control	
	9.3.3	Wait State Controls	

9.4	Operation in Low Power Dissipation Mode	456
9.5	Reset Operation	456
9.6	Precautions	457
Sect	ion 10. Chip Select Control	458
10.1	Chip Select Line Operation	
10.2	Operation in Low Power Dissipation Mode	459
10.3	Reset Operation	459
10.4	Precautions	459
Sect	ion 11. Low Power Dissipation Modes	460
11.1	Sleep Mode	
11.2	System Stop Mode	460
Sect	ion 12. Oscillator Circuit	461
12.1	Crystal Resonator and Oscillator Circuit	
12.2	Oscillator Circuit Board Design	462
12.3	Operation Using an External Clock	464
Sect	ion 13. Electrical Specifications	466
13.1	Absolute Maximum Ratings	466
13.2	DC Characteristics.	466
13.3	AC Characteristics.	467
	13.3.1 Bus Timing	467
	13.3.2 MSCI Timing	471
	13.3.3 ASCI/CSIO Timing	474
	13.3.4 DMAC Timing	476
	13.3.5 Timer Timing	476
	13.3.6 EXTAL Input Clock Signal Timing	477
	13.3.7 Miscellaneous	477
13.4	Timing Diagrams.	478
	13.4.1 Bus Timing	478
	13.4.2 MSCI Timing	481
	13.4.3 ASCI/CSIO Timing	484
	13.4.4 DMAC Timing	487
	13.4.5 Timer Timing	
	13.4.6 EXTAL Input Clock Signal Timing	
	13.4.7 Miscellaneous	489

Sect	tion 14. Package Dimensions	490
14.1	Package Dimensions	490
	Appendices	
A.	Instruction Set	493
B.	Alphabetical List of Instructions	510
C.	Opcode Maps	517
D.	Bus Cycle States	521
E-1.	Requests in Each Operating Mode	541
E-2.	Request Priorities	545
E-3.	State Transition Diagrams	546
F-1.	Status Signals	547
F-2.	Pin States in Reset and Low Power Dissipation Modes	549
G.	Built-in Registers	551

Figures

Figure No.	Description	Page
1-1.	Block Diagram of the HD64180S	3
1-2.	Allocating CPU Processing Capability	4
1-3.	Example Configured with a Data Communications Subsystem	5
1-4.	Example of Data Communications Subsystem	
	(minimum configuration)	6
1-5.	Example of Data Communications Subsystem	
	(extended configuration)	6
1-6.	The HD64180S in a Distributed Control System	7
1-7.	Internal Configuration of a Distributed Control Device	
	Using the HD64180S	8
2-1(a).	Pin Assignments (CP-84)	9
2-1(b).	Pin Assignments (FP-80A)	9
2-2.	Example of Crystal Resonator Connection	11
2-3.	Example of External Clock Connection	11
3-1.	Configuration of CPU Internal Registers	21
3-2.	When JP NZ, 6000H Instruction is at 5000H	29
3-3.	Conditional Branch Execution Timing	29
3-4.	I/O Space Configuration	30
3-5.	Opcode Fetch Timing	33
3-6.	Opcode Fetch Timing with Wait States	34
3-7.	Memory Read/Write Timing	36
3-8.	Memory Read/Write Timing with Tw States	37
3-9.	External I/O Read/Write Timing with Wait States	38
3-10.	Basic Instruction Execution Timing Example	
	(LD (IX + d), g instruction)	39
3-11.	Example of Program for Clearing the LIRTE Bit	42
3-12.	Timing When 0 is Written to LIRTE Bit (with LIRE=0)	43
3-13 (a).	I/O Read and Write Cycle Timing for IOC=0	44
3-13 (b).	I/O Read and Write Cycle Timing for IOC=1	45
3-14.	RETI Instruction Timing	46
3-15.	Operation Mode Transitions	49
3-16.	Reset Mode Timing	51
3-17.	Timing for Entering Halt Mode and Leaving after an Interrupt	
3-18.	Sleep and System Stop Mode Timing	
3-20.	Bus Arbiter and Masters	

3-21 (a).	Bus Release Mode (1)	63
3-21 (b).	Bus Release Mode (2)	64
3-22.	Bus Control Passing	65
3-23.	Interrupt Block Diagram	66
3-24 (a).	TRAP Cycle (Second Opcode is Undefined)	81
3-24 (b).	TRAP Cycle (Third Opcode is Undefined)	
3-25.	NMI Processing Flowchart	83
3-26.	NMI Processing Timing	85
3-27.	Timing of INTo Mode 0 Interrupt	
	(with an RST instruction on the data bus)	87
3-28.	Flow of Interrupt Processing in INTo Mode 1	88
3-29.	Timing of INTo Mode 1 Interrupt	89
3-30.	Start Address Generation in INTo Mode 2	90
3-31.	Timing of INTo Mode 2 Interrupt	91
3-32.	Circuit of INT1, INT2, and Internal Interrupts Except TRAP	93
3-33.	Start Address Generation for INT1, INT2, and Internal	
	Interrupts Except TRAP	95
3-34.	Timing for INT1, INT2, and Internal Interrupts Except TRAP	96
3-35.	MMU Block Diagram	98
3-36.	Relationship Between Physical and Logical Addresser for I/O	
	Accesses	101
3-37.	Example of Logical Address Space Division	102
3-38.	Physical Address Generation	103
3-39.	Relationship Between Logical and Physical Spaces	104
4-1.	MSCI Block Diagram	
4-2.	Block Diagram of the MSCI Receiver	111
4-3.	Block Diagram of the MSCI Transmitter	113
4-4 (a).	Modem Control Signal Timing	
	(auto-enable, 5 bits/character, no parity and 1/1 clock mode)	118
4-4 (b).	Modem Control Signal Timing	118
4-5.	Residue Bit Frame Reception Operation	155
4-6.	Abort End Frame Reception Operation	156
4-7.	MSCI Frame Status Register	161
4-8.	Interrupt Conditions	163
4-9.	Character Format for Asynchronous Mode	177
4-10.	Bit Rate Selection	178
4-11.	Timing of Data Sampling (1/1 clock mode)	178
4-12.	State Transition Diagram for Asynchronous Mode Transmission	
4-13 (a).	Transmit Operation in 1/1 Clock Mode	

4-13 (b).	Transmit Operation in 1/16, 1/32, or 1/64 Clock Mode	181
4-14.	State Transition Diagram for Asynchronous Mode Reception	183
4-15 (a).	Receive Data Sampling Timing (1/1 Clock Mode)	
4-15 (b).	Receive Data Sampling Timing (1/16, 1/32, or 1/64 Clock Mode)	
4-16.	Character Assembly in the Receiver Shift Register	
4-17 (a).	Start Bit Sampling (normal start bit is detected)	186
4-17 (b).	Start Bit Sampling (false start bit (noise) is detected)	186
4-18.	Noise Suppressor Function	187
4-19.	Receive Character Format	188
4-20.	Break Detection by the Receiver	190
4-21.	Sample MP Bit Operation	192
4-22.	Character Format for Byte Synchronous Mode	193
4-23.	State Transition Diagram for Byte Synchronous Transmission	195
4-24.	State Transition Diagram for Byte Synchronous Reception	197
4-25.	Message Format for Bit Synchronous Mode	200
4-26.	State Transition Diagram for Transmission in Bit Synchronous	
	HDLC Mode	202
4-27.	State Transition Diagram for Bit Synchronous Reception	204
4-28. Relationship between Primary and Secondary Stations in Bit		
	Synchronous Loop Mode	209
4-29.	GA Pattern	210
4-30.	GA Pattern Generation at the End of Data Transmission in the	
	Secondary Station	211
4-31 (a).	Normal Receive Format	212
4-31 (b).	Abort End Frame Format	212
4-32.	State Transition Diagram for Transmission in Bit Synchronous	
	Loop Mode	214
4-33.	Selecting Transmit and Receive Clocks	216
4-34.	Transmit Clock Sources	217
4-35 (a).	Receive Clock Source	
	(Receive BRG output or RXCM line input used as receive clock)	218
4-35 (b).	Receive Clock Source	
	(Clock extracted by ADPLL used as receive clock)	218
4-35 (c).	Receive Clock Source (Receive clock noise suppressed)	219
4-36.	ADPLL Block Diagram	220
4-37.	Transmission Codes Supported by the ADPLL and Their	
	Waveforms	223
4-38.	Data Flow and Clocks when Extracting Clock from Receive Data	224
4-39.	NRZ Receive Data Phase Compensation in Operating Mode × 8	225

4-40.	FM0 Receive Data Phase Compensation in Operating Mode ×8	226
4-41.	Noise Suppression in the Receive Data Noise Suppressor in	
	Operating Mode ×8	226
4-42.	Data and Clock Signal Flow When Suppressing Receive Clock Noise.	227
4-43.	Noise Suppression in the Receive Clock Noise Suppressor	228
4-44.	The Enter Search Mode Command Timing between Continuous Frame	es229
4-45.	Block Diagram of the Baud Rate Generator	232
4-46.	Reload Timer Output	233
4-47.	Logic Flow for Interrupt Requests, Status and Enable Bits	245
4-48.	Transmission/Reception Between HD64180S Chips	248
4-49.	Input Clock and Transmit Data	248
5-1.	ASCI/CSIO Block Diagram	262
5-2 (a).	Modem Control Signal Timing	
	(Auto-enable, 7 bits/character, no parity, 1/1 clock mode)	266
5-2 (b).	Modem Control Signal Timing	266
5-3.	Character Format in Asynchronous Mode	300
5-4.	Bit Rate Selection	301
5-5.	State Transition Diagram for Asynchronous Mode Transmission	302
5-6 (a).	Transmit Operation Using 1/1 Clock	303
5-6 (b).	Transmit Operation Using 1/16, 1/32, or 1/64 Clock	303
5-7.	State Transition Diagram for Asynchronous Mode Reception	305
5-8 (a).	Receive Data Sampling Using 1/1 Clock	306
5-8 (b).	Receive Data Sampling Using 1/16, 1/32, or 1/64 Clock	306
5-9.	Receive Character Assembly by Shift Register	307
5-10-(a).	Start Bit Sampling (normal start bit)	307
5-10 (b).	Start Bit Sampling (false start bit)	308
5-11.	Noise Suppressor Function	309
5-12.	Receive Character	309
5-13.	Break Detection	311
5-14.	Sample MP Bit Operation	312
5-15.	Communications Character Format for Clocked Serial Mode	314
5-16.	Sample Transmissions in Clocked Serial Mode	316
5-17.	Selecting Transmit and Receive Clocks	318
5-18.	BRG Block Diagram	320
5-19.	Reload Timer Output	321
5-20.	Relationship Between Interrupts, Status, and Enable Bits	332
5-21.	Input Clock and Transmit Data	334
6-1.	DMAC Block Diagram (one channel)	339
6-2.	Software Abort and DMAC Operation	363

6-3.	DME Bit State Transitions	366
6-4.	DMA Enable Logic	366
6-5.	Effect of an NMI on DMAC Operation	367
6-6.	Descriptors and Buffers for Chained-block Transfers from	
	Memory to the MSCI	368
6-7.	Descriptor Format	369
6-8.	Descriptors and Buffers for Chained-block Transfers from the	
	MSCI to Memory	371
6-9.	Single-block Transfers Between Memory and Memory	
	(Dual Address)	374
6-10.	Memory-to Memory Single-block Transfer	
	(Dual Address) (Cycle Steal Mode)	376
6-11.	Single-block Transfers between Memory and I/O	
	(Memory-mapped I/O) Using Dual Address Type	377
6-12.	CPU and DMA Operation When the DREQ Line is Level Sensitive	378
6-13.	CPU and DMA Operation When the DRER Line is Edge Sensitive	379
6-14 (a).	Memory-to-I/O Single-block Transfer Mode (Dual Address)	380
6-14 (b).	Single-block Transfer between Memory and Memory-mapped	
	I/O (Dual Address)	381
6-15.	TEND Output Timing	382
6-16.	Single-block Transfers between Memory and MSCI	
	(Single Address)	383
6-17 (a).	Memory-to-MSCI Single-block Transfer Mode (Single Address)	385
6-17 (b).	MSCI-to Memory Single-block Transfer Mode (Single Address)	386
6-18.	Chained-block Transfer from Memory to the MSCI	388
6-19.	Chained-block Transfer from Memory to the MSCI	390
6-20.	Memory-to-MSCI Chained-block Transfer Timing	
	(for the Start of Transfer and Buffer Switching)	399
6-21.	Chained-block Transfer from the MSCI to Memory	401
6-22.	Chained-block Transfer from the MSCI to Memory	403
6-23.	MSCI-to Memory Chained-block Transfer Timing	
	(for Transfer Start and Buffer Switching)	412
6-24.	Connections Between the DMAC and MSCI	414
6-25.	Relationship between Interrupt Status Bits and Enable Bits	417
7-1.	Timer Block Diagram	420
7-2.	Timer Count-up Timing (Example 1)	
7-3.	Timer Count-up Timing (Example 2)	
7-4.	Timer Count-up Timing (Example 3)	
7-5.	Timer Output Timing	429

7-6.	Internal Interrupt Circuit	429
7-7.	Internal Interrupt Timing	
	(when the counter operating rate is BC and internally synchronized)	430
8-1.	Refresh Controller Block Diagram	433
8-2.	Refresh Timing	436
8-3.	Refresh Requests in Bus Release Mode	437
9-1.	Wait Controller Block Diagram	439
9-2.	Memory Space Partitioned by PABR0 and PABR1	442
9-3 (a).	Setting Example when the Physical Address Space is not	
	Partitioned	443
9-3 (b).	Setting Example when the Physical Address Space is	
	Partitioned into PAM and PAL	443
9-3 (c).	Setting Example when the Physical Address Space is	
	Partitioned into PAH and PAL	444
9-3 (d).	Setting Example when the Physical Address Space is	
	Partitioned into PAH, PAM and PAL	444
9-4.	Example of Incorrect Boundary Specification	445
9-5.	Internal/External I/O Space Partition	448
9-6.	Wait State Insertion Timing in an INTo Acknowledge Cycle	451
9-7.	Wait State Insertion Timing Using WAIT Line Control	453
9-8.	Memory Space Division and Wait State Insertion	454
9-9.	I/O Space Division and Wait State Insertion	455
10-1.	Chip Select Timing	458
12-1.	ø Clock Generation and Supplies to Each Function Block	461
12-2.	Crystal Connection Circuit	462
12-3 (a).	Undesirable Oscillator Circuit Layout (1)	463
12-3 (b).	Undesirable Oscillator Circuit Layout (2)	463
12-4.	Example of Oscillator Circuit Layout	464
12-5.	Example of Connection for External Clock	465
13-1.	Bus Timing (1)	478
13-2.	Bus Timing (2)	479
13-3.	Bus Timing (3) (sleep or system stop mode)	480
13-4.	Bus Timing (4)	480
13-5.	MSCI Transmit Timing (TXCM input)	
13-6.	MSCI Transmit Timing (TXCM output)	481
13-7.	MSCI Receive Timing (RXCM input)	
13-8.	MSCI Receive Timing (RXCM output)	
13-9.	MSCI ADPLL Operating Clock Timing	
13-10.	MSCI Band Rate Generator Output Timing (fBRG≠ fø)	

13-11.	MSCI SYNC Timing	483
13-12.	MSCI CTSM and DCDM Timing	483
13-13.	MSCI RTSM Timing	483
13-14.	ASCI/CSIO Transmit Timing (TXCA input)	484
13-15.	ASCI/CSIO Transmit Timing (TXCA output)	484
13-16.	ASCI/CSIO Receive Timing (RXCA input)	484
13-17.	ASCI/CSIO Receive Timing (RXCA output)	485
13-18.	ASCI/CSIO Baud Rate Generator Timing	485
13-19.	ASCI/CSIO CTSA and DCDA Timing	485
13-20.	ASCI/CSIO RTSA Timing	486
13-21.	DMAC Timing	487
13-22.	Timer Timing	488
13-23.	EXTAL Input Clock Signal Timing	488
13-24.	Rise and Fall Times of Input Signals with No	
	Characteristics Specified	489
13-25.	Reference Levels	489
13-26.	Bus Timing Load	489
14-1.	Package Dimensions	490

Tables

Table No.	Description	Page
1-1.	Major Functions of the HD64180S	1
3-1.	Register for Interfacing with Z80-based Peripherals	32
3-2.	OMCR Setting	41
3-3.	Bus Cycle States for RETI Instruction Execution	47
3-4.	The Status of the Functional Blocks in the Various Operation Modes	49
3-5.	Low Power Dissipation Mode Specification Register	50
3-6.	Interrupt Types, Priorities, and Sources	67
3-7.	Interrupt Control Registers	68
3-8.	IEF1 and IEF2 Values	79
3-9.	Interrupt Sources and Vectors	94
3-10.	Initial Values of Flags and Registers Associated with Interrupts	97
3-11.	MMU Registers	98
4-1.	MSCI Registers	114
4-2.	Transmit Commands	138
4-3.	Receive Commands	139
4-4.	Other Commands	141
4-5.	SYN Pattern Length in Byte Synchronous Mode	193
4-6.	Address Field Check	207
4-7.	Reactions to Short Frame Detection	207
4-8.	4-bit Address Mode Field Check Function	215
4-9.	Relationship Between the ADPLL Operating Clock and Bit Rates	221
4-10.	ADPLL Specifications	222
4-11.	Maximum of Level Transitions	230
4-12.	Phase Adjustment of the ADPLL	230
4-13.	BGR Output Waveform and Register Set Values	234
4-14.	Register Values and Bit Rates in Asynchronous Mode	235
4-15.	Register Set Values and Bit Rates (Byte/Bit Synchronous Mode)	239
4-16.	Internal Interrupts, Their Sources and Clearing Methods	242
4-17.	Maximum Bit Rates	247
5-1.	ASCI Registers	263
5-2.	Transmit Commands	279
5-3.	Receive Commands	280
5-4.	Other Commands	280
5-5.	Availability of Master/Slave Combinations	314
5-6.	Transmission/Reception Operation in Clocked Serial Mode	317
5-7.	BRG Output Waveform and Register Set Values	322
5-8.	Register Values and Corresponding Bit Rates in Asynchronous Mode	

5-9.	Register Set Values and Bit Rates (clocked serial mode)	327
5-10.	Internal Interrupts, Sources, and Clear Procedures	330
5-11.	Expressions to Calculate Maximum Bit Rates	334
6-1.	Registers	341
6-2.	Registers Shared by Channels 0 and 1	342
6-3.	Status Configuration (transmit)	370
6-4.	Status Configuration (receive)	372
6-5.	DMAC Operating Modes	373
6-6.	Control Registers Used for Chained-block Transfer from Memory to	
	the MSCI (Transmit)	391
6-7.	Chained-block Transfer from Memory to MSCI (single frame transfer)	393
6-8.	Chained-block Transfer from Memory-to-MSCI (multi-frame transfer).	396
6-9.	Control Registers Used for Chained-block Transfers from the	
	MSCI to Memory (Receive)	404
6-10.	Chained-block Transfer from MSCI to Memory (multi-frame transfer)	
	(Normal receive operation)	407
6-11.	Chained-block transfer from MSCI to Memory (multi-frame transfer)	
	(Releasing part of a buffer during a receive operation)	409
6-12.	Characteristics	413
6-13.	Lines between DMAC Channel 0 and MSCI Receiver	414
6-14.	Lines between DMAC Channel 1 and MSCI Transmitter	415
6-15.	Internal Interrupts	415
7-1.	Timer Registers	421
8-1.	Refresh Controller Register	433
8-2.	Refresh Cycles and their Intervals	435
9-1.	Registers	440
9-2	Wait State Insertion Conditions	456
10-1.	CS Lines and Associated Physical Address Spaces	456
12-1.	Recommended Characteristics of Crystal Resonator and Load Capacito	
13-1.	Absolute Maximum Ratings	466
13-2.	DC Characteristics	466
13-3.	Bus Timing	467
13-4.	MSCI Timing	471
13-5.	ASCI/CSIO Timing	474
13-6.	DMAC Timing	
13-7.	Timer Timing	
13-8.	EXTAL Input Clock Signal Timing	
13_0	Rise and Fall Times of Input Signals with No Characteristics Specified	

Section 1. Overview

1.1 Overview

The HD64180S network processing unit (NPU) contains a 2-channel serial interface, 8-bit CPU, 2-channel direct memory access controller (DMAC) with a proprietary chained-block transfer function, timers, etc., all integrated on a single LSI chip. The HD64180S is thus well suited to multiprotocol communications processing.

The multiprotocol serial communications interface (MSCI) and the asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO) allow high speed data transfer using various communications protocols.

In particular, the MSCI is capable of handling asynchronous, byte synchronous, and bit synchronous communications protocols. Since the MSCI is connected to the on-chip DMAC, it is possible to realize high speed single-address DMA transfer (chained-block transfer) in frame units during bit synchronous communications. Furthermore, the flexible processing capability of the HD64180S's CPU ensures compatibility with a wide range of communications protocols.

Table 1-1 lists the major functions of the HD64180S and figure 1-1 shows the block diagram.

Table 1-1. Major Functions of the HD64180S

Item	Specifications	
CPU	 Software-compatible with HD64180Z 	
	• 80 type bus interface	
	 On-chip MMU (1 Mbyte physical address space) 	
DMAC	• 2 channels	
	 DMA transfer between memory and memory, memory and I/O 	
	(memory-mapped I/O), and memory and MSCI	
	 Chained-block transfer between memory and MSCI 	
	 Internal interrupt requests available 	

Table 1-1. Major Functions of the HD64180S (cont.)

Item	Specifications	
Multiprotocol serial	• Full duplex channel	
communications interface (MSCI)	• Asynchronous, byte synchronous (mono-, bi-, or external	
	synchronous), or bit synchronous (HDLC or loop) selectable	
	• Transmit/receive control using modem control signals (RTSM,	
	$\overline{\text{CTSM}}$, and $\overline{\text{DCDM}}$)	
	• Internal Advanced Digital PLL (ADPLL)	
	clock extraction	
	receive data and/or receive clock noise suppression	
	On-chip baud rate generator	
	• Internal interrupt requests available	
	• Maximum transfer rate 7.1 Mbps (with 10 MHz clock)	
Asynchronous serial	• Full duplex channel	
communications interface/clocked	• Asynchronous or clocked serial mode (selectable)	
serial I/O port (ASCI/CSIO)	• Transmit/receive control using modem control signals (RTSA,	
	$\overline{\text{CTSA}}$, and $\overline{\text{DCDA}}$)	
	On-chip baud rate generator	
	Internal interrupt requests available	
Timers	• 2 channels	
	8-bit reloadable up-counter	
	Output waveform generator and external event count functions	
	Internal interrupt requests available	
Interrupt controller	• Four external interrupt lines $(\overline{NMI}, \overline{INT0}, \overline{INT1}, \text{ and } \overline{INT2})$	
	Fifteen internal interrupt sources	
Memory access support function	• Internal refresh controller	
	• Internal wait state controller	
	Internal chip-select controller	
Other functions	On-chip clock oscillator circuit	
	• Low power dissipation modes (sleep and system stop)	

Type of Products

Product Name	Max. Operating Frequency	Package
HD64180SCP6	6.17 MHz	
HD64180SCP8	8 MHz	CP-84 (84-pin PLCC)
HD64180SCP10	10 MHz	
HD64180SH6	6.17 MHz	
HD64180SH8	8 MHz	FP-80A (80-pin QFP)
HD64180SH10	10 MHz	




Figure 1-1. Block Diagram of the HD64180S

1.2 Applications

1.2.1 Position in Product Line

The HD64180S's on-chip CPU (software-compatible with the HD64180Z) is capable of processing both communications protocols and user application programs. If the on-chip CPU is programmed for use mainly as a communications processor, application processing can be carried out by another CPU. Figure 1-2 illustrates this concept.




Figure 1-2. Allocating CPU Processing Capability

For example, the HD64180S's CPU can be used mainly for communications protocol processing to provide various communications functions for a host CPU. This is suitable in situations requiring high-speed data transfer and/or complicated protocol processing. In this case, a flexible interface can be configured with the host CPU by selecting appropriate software and I/O devices.

On the other hand, the HD64180S's CPU can be used for application processing (i.e., when data transfer occurs infrequently and/or at low speeds). In this case, the MSCI, ASCI/CSIO, and DMAC in the HD64180S can process the communications data so as to reduce CPU overhead. Thus the HD64180S can be used in a wide range of applications—from small-scale configurations containing two or three chips to large-scale configurations containing mass memory and numerous I/O devices.

1.2.2 Examples of System Configuration

(1) Data communications system

Figure 1-3 shows a system configured with a data communications subsystem. This system can be used for communications between computers in a public network or in an office automation (OA) system.




Figure 1-3. Example Configured with a Data Communications Subsystem

Figure 1-4 shows a minimum configuration example for the data communications subsystem shown in figure 1-3. In this configuration, the host CPU loads the HD64180S control program from main memory into the dual port RAM (DPRAM). The DPRAM has a transmit buffer, receive buffer, and communications data status area for interfacing between the host CPU and the HD64180S. Since the memory area allocated to this subsystem's communications program and transmit/receive buffers is relatively small, the subsystem is well suited for low-speed, simple communications protocols.




Figure 1-4. Example of Data Communications Subsystem (minimum configuration)

Figure 1-5 shows an extended communications subsystem for complex protocol processing and high-speed data transfer. This subsystem incorporates external memory and two stages of transmit/receive buffers. The HD64180S control program is loaded into external memory. This subsystem is easily realized because the HD64180S can directly access up to 1 Mbyte of memory using its 20-bit address bus.




Figure 1-5. Example of Data Communications Subsystem (extended configuration)

(2) Distributed control system

Figure 1-6 shows an example in which the HD64180S is used as a distributed control device. This configuration can be used for controlling industrial machinery or for communicating between control devices of automobiles, OA systems, point-of-sales (POS) terminals, etc.




Figure 1-6. The HD64180S in a Distributed Control System

Figure 1-7 shows the internal configuration of the distributed control devices shown in figure 1-6. In this configuration, the HD64180S is directly connected to an I/O device, and the external memory (EPROM and RAM) contains the HD64180S control program and application programs. This simple system also allows high-speed data processing by providing direct access to up to 1 Mbyte of memory space including the data/stack and transmit/receive buffer areas.




Figure 1-7. Internal Configuration of a Distributed Control Device Using the HD64180S

In the two configuration examples given above, the HD64180S is used either as a part of a data communications subsystem or as a distributed control device. In addition, the HD64180S can be used with various kinds of communications equipment.

Section 2. Pin Assignments and Signal Descriptions

2.1 Pin Assignments

Figure 2-1 shows the pin assignments for the HD64180S.




Figure 2-1(a). Pin Assignments (CP-84)




Figure 2-1(b). Pin Assignments (FP-80A)

2.2 Signal Descriptions

2.2.1 Power Supply

Pin

	Nu	mber	Input/				
Symbol	CP-84	FP-80A	Output	Remarks			
V _{CC}	1, 19, 29, 43, 54	8, 41, 71	Input	+5V power supply: All V_{CC} pins must be connected to the +5V system power supply.			
V_{SS}	4, 36, 41, 48, 63, 74	24, 29, 35, 60, 74	Input	Ground: All V_{SS} pins must be connected to the system ground.			

Note: To minimize potential difference in the chip, use the shortest possible lead length to the Vcc and Vss pins.

2.2.2 Clock

Symbol	Nui CP-84	mber FP-80A	Input/ Output	Remarks
XTAL	2	72	Input	Crystal resonator input: The input frequency must be double that of the ø clock. When the EXTAL pin is connected to an external clock, the XTAL pin should be left floating.
EXTAL	3	73	Input	Crystal resonator or external clock input: The input frequency must be double that of the ø clock. Figures 2-2 and 2-3 show crystal resonator and external clock connection diagrams, respectively.
ø	84	70	Output	System clock: Supplies the ø clock to peripheral devices.




Figure 2-2. Example of Crystal Resonator Connection




Figure 2-3. Example of External Clock Connection

2.2.3 Reset Line

	Pin Nui	nber	Input/	
Symbol	CP-84	FP-80A	Output	Remarks
RESET	17	6	Input	Reset: When this line is driven active low for 6 or more clock cycles, the HD64180S enters the reset mode and all functions are reset.

2.2.4 Address Lines

	Number		Input/				
Symbol	CP-84	FP-80A	Output	Remarks			
A ₀ -A ₁₉	30-35,	18-23,	Output	Address bus: This 20-bit address bus supports			
	37-40,	25-28,	(Three	1Mbyte of memory and a 64kbyte (16-bit address			
	42,	30-34,	State)	width) I/O space. The address bus goes to high			
	44-47,	36-40		impedance during:			
	49-53			• Reset mode			
				• Passing control of the bus to another device (the			
				HD64180S is placed in the bus release mode when the			
				BUSREQ line is asserted).			

2.2.5 Data Lines

Pin

Number		Input/			
Symbol	CP-84	FP-80A	Output	Remarks	
D ₀ -D ₇	55-62	42-49	Input/ Output (Three State)	Data bus: The 8-bit handles bi-directional data passing (input and output of data.)	

2.2.6 Memory and I/O Interface Lines

Pin

Number		Input/				
Symbol	CP-84	FP-80A	Remarks			
RD	25	14	Output (Three State)	Read: This line is asserted during read cycles. When this line is driven active low, the data lines are used as inputs.		
WR	R 26 15 Output (Three State)		(Three When this line is driven active low, the dat			

Pin								
	Number		Input/					
Symbol	CP-84	FP-80A	Output	Remarks				
ME	27	16	Output (Three State)	Memory enable: This line is used to indicate a memory read or write operation. It is asserted in the following cases: • Instruction fetch, operand read, and memory read/write instructions • Memory access during DMA cycles • Refresh cycles				
ĪŌĒ	28	17	Output (Three State)	I/O enable: This line is used to indicate an I/O read/write operation. It is asserted in the following cases: • I/O read/write instructions • I/O access during DMA cycles • INTo acknowledge cycles				
WAIT	12	1	Input	Wait: This line is used to extend either memory or I/O read/write cycles. If this line is low at the falling edge of a T2 state, a Tw state is inserted. If the line is still low at the falling edge of the inserted Tw state, an additional Tw state is inserted. This process is repeated until the signal level on this line is high at the falling edge.				
CS ₀	9	79	Output	Chip select: These lines are used to access one of the				
CS ₁	10	80	Output	three physical address areas: PAL, PAM, and PAH.				
CS2	11		Output	The partition of the physical address space is the same as that of wait controllers.				
				Physical address Signal				
				area accessed asserted				
				1 PAL area CSo (lower physical address area)				
				2 PAM area $\overline{CS_1}$				
				(middle physical address area)				
				3 PAH area CS2				
				(upper physical address area)				

2.2.7 System Control Lines

Pin Number Input

	Number		Input/						
Symbol	CP-84	FP-80A	Output	Rem	narks				
BUSREQ 18 7 Input				Bus request: This line is asserted by an external device to request control of the bus. When this line is driven active low, the internal bus master waits until the end the current machine cycle, then places the address line the data lines, and some of the memory I/O interface lines (RD, WR, ME, and IOE) into the high impedance state.					
BUSACK	20	9	Output	mast BUS	er to notif	fy an ex	ternal d BUSF	is used by the internal bus evice by sending a REQ signal has been a released.	
HALT	24	13	Output	instr is in also	uction is of the halt, so used in co	executed sleep, or onjunction	l. It ind system on with	whenever a HALT or SLP dicates that the HD64180S a stop mode. This line is the LIR and ST lines to U and internal DMAC.	
LIR	22	11	Output	opco	de fetch o	ycles. 7	This line	is line is asserted during e can also be used to I interface signal.	
ST	21	10	Output		dicate the		_	ether with LIR and HALT, of the HD64180S (see	
				-	HALT	LIR	ST	Status	
				(1)	1	0*1	0	CPU active (first byte of an opcode fetch)	
						1			

^{*1} The upper value shows the \overline{LIR} pin status when the LIRE bit of the operation mode control register is 1, and the lower value shows the \overline{LIR} pin status when the LIRE bit is 0.

Symbol	Pin Nu CP-84	mber FP-80A	Input/ Output	Ren	narks			
				(2)	1	0*2	1	CPU active (second or third byte of an opcode fetch)
						1		
				(3)	X*1	1	0	DMAC operation
				(4)	1	1	1	Normal operating mode (other than (1), (2), or (3)) Reset mode
				(5)	0	0*2	0	Opcode fetch during halt mode (no instructions are executed)
						1		
				(6)	0	1	1	Halt mode (other than (3) or (5)) Sleep mode (other than (3)) System stop mode
REF	23	12	Output	cyc	le. Durii	ng this cy	cle, the	d during the DRAM refresh refresh address is output 0 – A11) of the address bus.

^{*1} X: Don't care

2.2.8 Interrupt Lines

	Pin Nur	nber	Input/	
Symbol	CP-84	FP-80A	Output	Remarks
NMI	13	2	Input	Non-maskable interrupt: This line is used to request a non-maskable interrupt.

^{*2} The upper value shows the \overline{LIR} pin status when the LIRE bit of the operation mode control register is 1, and the lower value shows the \overline{LIR} pin status when the LIRE bit is 0.

	Pin				
	Number		Input/		
Symbol	CP-84	FP-80A	Output	Remarks	
INT0	14 .	3	Input	Interrupt 0: This line is used to request a level-0 maskable interrupt. There are three different modes f level-0 interrupts (see table).	
				Mode	Function
				0	Executing the instruction on the data
					bus
				1	Executing the instruction at address
					0038H
				2	Vector mode
ĪNT1	15	4	Input	Interrupt 1 and 2: These lines are used respectively	
				to request l	level-1 and level-2 maskable
INT2	16	5	Input	interrupts (vector mode).	

2.2.9 DMA Lines

Pin)			
	Number		Input/			
Symbol	CP-84	FP-80A	Output	Remarks		
DREQ0	80	66	Input	DMA request for channel 0: This line is used to request a DMA transfer using internal DMAC channel 0.		
DREQ1	81	67	Input	DMA request for channel 1: This line is used to request a DMA transfer using internal DMAC channel 1.		
TEND0	82	68	Output	Transfer end for channel 0: This line is used to indicate the end of a DMA transfer using internal DMAC channel 0. It is asserted synchronously with the read cycle upon the last data transfer.		
TEND ₁	83	69	Output	Transfer end for channel 1: This line is used to indicate the end of a DMA transfer using internal DMAC channel 1. It is asserted synchronously with the read cycle upon the last data transfer.		

2.2.10 Serial I/O (MSCI) Lines

2.2.10 S	2.2.10 Serial I/O (MSCI) Lines					
	Pin	1				
	Nu	mber	Input/			
Symbol	CP-84	FP-80A	Output	Remarks		
TXDM	71	57	Output	Transmit data from the MSCI: This line is used to output transmit data from the MSCI.		
RXDM	68	54	Input	Receive data to the MSCI: This line is used to input receive data to the MSCI.		
TXCM	70	56	Input/ Output	Transmit clock for the MSCI: This line is used to input/output the MSCI transmit clock. Three programmable modes: Input: • External transmit clock Output: • Transmit clock from the on-chip baud rate generator • Receive clock (used as the transmit clock)		
RXCM	69	55	Input/ Output	Receive clock for the MSCI: This line is used to input/output the MSCI receive clock. This line can also be used to input the ADPLL operating clock. Four programmable modes: Input: • External receive clock • ADPLL operating clock Output: • Receive clock extracted by the ADPLL (when the on-chip baud rate generator is used as the ADPLL operating clock) • Receive clock from the on-chip baud rate generator		
RTSM	65	51	Output	Request to send for the MSCI: Indicates that the HD64180S has data to be output to a communications device such as modem. The output level can be automatically controlled by MSCI operation (autoenable function). This line can also be used as a general purpose output port.		
DCDM	66	52	Input	Data carrier detect for the MSCI: Indicates that a communications device such as modem is receiving valid data from the communications line. MSCI received operation can be automatically controlled by this input (auto-enable function). This line can also be used as a		

general purpose input port.

Pin						
	Number		Input/			
Symbol	CP-84	FP-80A	Output	Remarks		
CTSM	67	53	Input	Clear to send for the MSCI: Indicates that a communications device such as modem is ready to send data to the communications line. MSCI transmit operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.		
SYNC	64	50	Input/ Output	Synchronization for the MSCI: This line is used as an input in the external byte synchronous mode. Synchronization is established at the falling edge of SYNC. This line is used as an output in the byte sync (mono- or bi-) or HDLC mode. It indicates the inverse of the SYNCD/FLGD bit in MSCI status register 1 (MST1)*. In the asynchronous mode, this line is used as an input. The input value does not affect operation.		

^{*} For details concerning MSCI status register 1 (MST1), see section 4.2.10 "MSCI Status Register 1."

2.2.11 Serial I/O (ASCI/CSIO) Lines

Pin				
	Nun	ıber	Input/	
Symbol	CP-84	FP-80A	Output	Remarks
TXDA	79	65	Output	Transmit data from the ASCI/CSIO: This line is used to output transmit data from the ASCI/CSIO.
RXDA	76	62	Input	Receive data to the ASCI/CSIO: This line is used to input receive data to the ASCI/CSIO.
TXCA	78	64	Input/ Output	Transmit clock for the ASCI/CSIO: This line is used to input/output the ASCI/CSIO transmit clock. Two programmable modes: Input: • External transmit clock Output: • Transmit clock from the on-chip baud rate generator
RXCA	77	63	Input/ Output	Receive clock for the ASCI/CSIO: This line is used to input/output the ASCI/CSIO receive clock. Two programmable modes: Input: • External receive clock Output: • Receive clock from the on-chip baud rate generator

Pin						
	Nu	mber	Input/			
Symbol	CP-84	FP-80A	Output	Remarks		
RTSA	72	58	Output	Request to send for ASCI/CSIO: Indicates that the HD64180S has data to be output to a communications device such as a modem. The output level can be automatically controlled by the ASCI/CSIO operation (auto-enable function). This line can also be used as a general purpose output port.		
DCDA	73	59	Input	Data carrier detect for ASCI/CSIO: Indicates that a communications device such as a modem is receiving valid signals from the communications line. ASCI/CSIO receive operation can be automatically controlled by this input (auto-enable function). This line can also be used as a general purpose input port.		
CTSA	75	61	Input	Clear to send for ASCI/CSIO: Indicates that a communications device such as modem is ready to send data to the communications line. ASCI/CSIO transmit operation can be controlled automatically by this input (auto-enable function). This line can also be used as a general purpose input port.		

2.2.12 Timer Lines

	Pin			
	Nun	nber	Input/	
Symbol	CP-84	FP-80A	Output	Remarks
TIN0	5	75	Input	Timer inputs for channels 0 and 1: Event counter signals are input via these lines.
TIN1	6	76	Input	
TOUT ₀	7	77	Output	Timer outputs for channels 0 and 1: Timer signals are output via these lines.
TOUT1	8	78	Output	-

Section 3. Central Processing Unit (CPU)

3.1 Overview

The HD64180S's on-chip CPU features the following:

- Software-compatibility with HD64180Z's CPU
- Internal memory management unit (MMU) supports 1 Mbyte of physical address space (memory only)
- Four external interrupt lines (NMI, INTo, INTo, and INTo) and 15 internal interrupt lines which can be software enabled/disabled
- Internal I/O (MSCI, ASCI/CSIO, DMAC, etc.) controlled by I/O instructions
- Three special operation modes (halt, sleep, and system stop)

3.2 Basic CPU Architecture

This section provides details about the CPU internal registers, addressing modes, instruction set, and the I/O space.

3.2.1 CPU Internal Registers

The CPU has two general register sets (GR and GR') and one dedicated register set. GR and GR' each consist of one 8-bit accumulator, one 8-bit flag register, and six 8-bit general-purpose registers.

The dedicated register set consists of the interrupt vector register (I), the R counter (R), two index registers (IX and IY), the stack pointer (SP), and the program counter (PC).

Figure 3-1 shows the configuration of the CPU internal registers.




Figure 3-1. Configuration of CPU Internal Registers

Functions of the various registers are explained below.

Accumulators (A and A'): The accumulators are operational registers used for 8-bit arithmetic, logical, and shift operations. The contents of accumulator A can be replaced with the contents of A' by executing an EX AF, AF' instruction. Following a reset operation, the values of the A and A' accumulators are undefined.

Flag registers (F and F'): Flag registers indicate the status of the operation result. The contents of flag register F can be replaced with the contents of F' by executing an EX AF, AF' instruction. Following a reset operation, the values of the F and F' registers are undefined.

	7	6	5	4	3	2	1	0
Bit Name	S	Z	_+1	Н	_*1	P/V	N	С
Initial Value	X*2							

^{*1} Reserved. These bits can be read/written by a PUSH AF or POP AF instruction, respectively.

Bit 7: S (Sign) Flag

S	Functions
0	The result of an operation is positive ($MSB = 0$)
1	The result of an operation is negative ($MSB = 1$)

Bit 6: Z (Zero) Flag

Z	Functions
0	The result of an operation is not 0
1	The result of an operation is 0

Bit 5: Reserved. This bit can be read/written by a PUSH AF or POP AF instruction, respectively.

Bit 4: H (Half Carry) Flag

H is used for compensation in binary coded decimal (BCD) operations (DAA instruction).

H	Functions
0	Neither carry at the fourth bit from the LSB, nor borrow at the fourth bit from the MSB
	has occurred.
1	A carry has occurred at the fourth bit from the LSB, or a borrow has occurred at the fourth bit
	from the MSB.

Bit 3: Reserved. This bit can be read/written by a PUSH AF or POP AF instruction, respectively.

Bit 2: P/V (Parity/Overflow) Flag

The P/V bit functions as either a parity or overflow bit. As a parity bit, it shows whether the number of bits set to 1 in the accumulator after a logical operation is even or odd. As an overflow bit, it shows whether the result of a signed 8-bit arithmetic operation is between -128 and +127 or whether the result of a signed 16-bit arithmetic operation is between -32768 and +32767.

^{*2} Undefined.

P/V	Parity	Overflow (8 bit)	Overflow (16 bit)
0	Odd	Result lies between -128 and +127	Result lies between -32768 and +32767
1	Even	Result lies outside of -128 to +127	Result lies outside of –32768 to +32767

Bit 1: N (Negate) Flag

N	Functions
0	Addition instruction (ADD, INC, etc.) has been executed
1	Subtraction instruction (SUB, DEC, CP, etc.) has been executed

Bit 0: C (Carry) Flag

The C bit is set when a carry or borrow at the MSB has been generated by an operation. When neither carry nor borrow has occurred, this bit is reset. Carries and borrows are categorized as follows:

- · Carry generated by addition
- · Borrow generated by subtraction
- · Carry generated by shift or rotation

C	Functions
0	Neither carry nor borrow has been generated at the MSB
1	Carry or borrow has been generated at the MSB

General-Purpose Registers B, C, D, E, H, and L: The six 8-bit general-purpose registers in register set GR are used for operations and addressing. Registers B and C, D and E, or H and L can be used together as 16-bit registers. The reset values are undefined.

General-Purpose Registers B', C', D', E', H', and L': The six 8-bit general-purpose registers in register set GR' function in the same way as registers B, C, D, E, H, and L. They can be used in place of register set GR. An EXX instruction is used to swap the contents of the GR and GR' generalpurpose registers. The reset values are undefined.

Interrupt Vector Register (I): The interrupt vector register specifies the high order byte of a 16-bit interrupt vector. This register is used for INTo mode 2, INT1, INT2, and internal interrupts except TRAP. This register is read or written using LD A, I or LD I, A instructions. By a reset, this register is initialized to 00H. For details about this register, see "Interrupt Vector Register (I)" in section 3.6.2 "Interrupt Control Registers and Interrupt Enable Flags."

R Counter (R): The 7-bit R counter indicates the number of executed opcode fetch cycles. The most significant bit is reserved. This register is read or written using an LD A, R or LD R, A instructions. The reserved bit can also be read and written. Upon reset, this counter is initialized to 00H.

Note: The content of the R counter has no relationship to the refresh address. The refresh address is generated by another internal counter, which cannot be accessed by the user.

Index Registers (IX and IY): The 16-bit index registers are used for index addressing and 16-bit operations.

For index addressing, the base address is loaded into the index register. The effective address of the data in memory to be accessed is generated by adding a signed 8-bit displacement to the base address.

General-purpose registers (BC, DE), index registers (IX, IY) or the stack pointer (SP) can be used for the 16-bit operands (xx or yy) of instructions, such as ADD IX, xx or ADD IY, yy, that use index registers IX and IY. The contents of index register IX and IY are undefined by a reset.

Stack Pointer (SP): The 16-bit stack pointer register holds the address of the top of the stack. It is initialized to 0000H by a reset.

Program Counter (PC): The 16-bit program counter register holds the logical address of the next instruction to be executed.

The contents of this register are normally incremented by one each time a 1-byte opcode or operand is accessed. When a jump instruction is executed, the jump destination address is loaded into this register. It is initialized to 0000H by a reset.

3.2.2 Addressing Modes

The CPU supports eight addressing modes: implied, register direct, register indirect, indexed, extended, immediate, relative and I/O.

Implied (IMP) Addressing: In the implied addressing mode, an address location is implied by the opcode, rather than being stated explicitly within the instruction. Such instructions operate on the accumulator (A), index registers (IX and IY), stack pointer (SP), general-purpose register HL, and bit positions specified by opcodes.

Register Direct (REG) Addressing: In the register direct addressing mode, an 8- or 16-bit register is addressed directly. The g, g', ww, xx, yy, and zz opcode fields indicate the register. The field codes and corresponding registers are listed below.

8-Bit Register Specification

g or g' field			Specified Register
0	0	0	В
0	0	1	С
0	1	0	D
0	1	1	Е
1	0	0	Н
1	0	1	L
1	1	0	-
1	1	1	A

16-Bit Register Specification


ww field		Specified Register
0	0	ВС
0	1	DE
1	0	HL
1	1	SP

XX 1	field	Specified Register
0	0	BC
0	1	DE
1	0	IX
1	1	SP


yy field		Specified Register
0	0	BC
0	1	DE
1	0	IY
1	1	SP

zz field		Specified Register
0	0	ВС
0	1	DE
1	0	HL
1	1	AF


Register Indirect (REGI) Addressing: In the register indirect addressing mode, the contents of two general-purpose registers indicate the 16-bit memory address.



Indexed (INDX) Addressing: In the indexed addressing mode, the effective address of the data in memory is generated by adding a signed 8-bit displacement (d) to the contents of an index register (IX or IY).




Extended (EXT) Addressing: In the extended addressing mode, the 16-bit data address is specified by the 2-byte operand (m, n) following the opcode.



Immediate (IMMED)Addressing: In the immediate addressing mode, a 1-byte operand (m) or 2byte operand (m, n) following the opcode is used as data.



Relative (REL) Addressing: The relative addressing mode is only used for jump instructions. A jump address is generated by adding a signed 8-bit displacement (j) to the contents of the program counter (PC). For conditional jump instructions, the jump address is only generated when the specified jump condition is satisfied.



I/O Addressing: The I/O addressing mode is only used for I/O instructions. The specified address is handled as an I/O address ($\overline{IOE} = 0$). An address is output in one of the following ways:

- (1) The operand contents are output to address bus lines A0 A7, and the accumulator contents are output to A8 - A15.
- (2) The C register contents are output to address bus lines A0 A7, and the B register contents are output to A8 - A15.
- (3) The operand contents are output to address bus lines $A_0 A_7$ and 00H is output to $A_8 A_{15}$. (This can be used when accessing an internal I/O register.)
- (4) The C register contents are output to address bus lines A0 A7 and 00H is output to A8 A15 as an address. (This can be used when accessing an internal I/O register.)

3.2.3 Instruction Set

The CPU instruction set can be divided into five groups:

- Data manipulation instructions
- · Data transfer instructions
- Program control instructions
- I/O instructions
- Special control instructions

Instruction length varies from one to four bytes. Typical formats are shown below.

	7	6	5	4	3	2	1	0	
1-byte instruction	0	1		g			g'		LD g, g'
	_		_			_	_		
	7	6	5	4	3	2	1	0	
2-byte instruction	0	0		g		1	1	0	LD g, m
				m					Immediate data
	7		_	4	2	2	,	^	
	<u> </u>	6		4	3		1	0	
3-byte instruction	1	1	0	1	1	1	0	1	LD g, (IX+d)
	0	1		g		1	1	0	
				d					Displacement
			*						
	7	6	5	4	3	2	1	0	
4-byte instruction	1	1	0	1	1	1	0	1	LD (IX+d), m
	0	0	1	1	0	1	1	0	
			***************************************	d	· · · · · · · · · · · · · · · · · · ·				Displacement
				m					Immediate data

For details concerning the instruction set, see Appendix A.

Supplemental Explanation: Conditional jump and call instructions

The execution of a conditional jump instruction (JP f, mn) varies according to whether the jump condition is satisfied or not.




Figure 3-2. When JP NZ, 6000H Instruction is at 5000H




Figure 3-3. Conditional Branch Execution Timing

If the jump condition is not satisfied in this case, the second byte in memory (m) of the JP f. mn instruction operand is not read. The number of executed states in this case is 6. Similarly, for conditional call instructions (CALL f, mn), if the condition is not satisfied the second byte (m) is not read.

3.2.4 I/O Space

All registers except the accumulator, flag, general purpose, and dedicated registers which are CPU registers, exist in the I/O space and can be accessed by I/O instructions. These registers occupy 136 bytes of the I/O space (addresses 0000H to 0087H). Addresses 00E0H to FFFFH in the I/O space are allocated to external I/O.

Addresses 0088H to 00DFH are reserved and cannot be used.

Figure 3-4 shows the I/O space configuration.




Figure 3-4. I/O Space Configuration

Precautions for internal I/O registers

(1) The internal I/O registers are located addresses 0000H to 0087H in the 64 kbyte I/O space. The high-order byte of the I/O address must therefore be 00H. For example, an OUT (m), A instruction causes the A register contents to be directly output to the high-order byte of the I/O address. Therefore, this instruction cannot be used to write to the internal I/O registers. For the same reason, OTIR, OTDR, INIR, and INDR must not be used. When other I/O instructions are used to access the internal I/O registers, the high-order byte of the I/O address must be 00H.

Thus, for example, the A register must be initialized to 00H before executing an IN A, (m) instruction.

INO g, (m), OUTO (m), g, OTIM, OTIMR, OTDM, OTDMR, and TSTIO m instructions are convenient for accessing the internal I/O registers. These instructions automatically set the highorder address to 00H.

- (2) If an external I/O is referenced by the same I/O address as an internal I/O register, the following operations are performed:
 - Write operation: The value written in the internal I/O register is also written to the external I/O.
 - Read operation: The external I/O can be read, but the read data cannot be sent to the CPU. Rather, the internal I/O value is sent.

In either case, the number of wait states is 0.

(3) Note that the I/O addresses for internal I/O registers (the MMU register, etc.) that are functionally identical for the HD64180R1 and HD64180Z have been changed in the HD64180S.

3.3 CPU Basic Operation Timing

3.3.1 Outline

This section explains the timing of the following CPU basic operations:

- · Opcode fetch
- · Memory read/write
- I/O read/write
- · Basic instruction execution
- Interfacing with Z80*-based peripheral LSIs

Basic operations consist of one or more machine cycles (MCs). For memory or I/O accesses, a machine cycle consists of three states, T1, T2, T3. For an internal cycle, a machine cycle consists of a single cycle state (Ti).

* Z80 is a trademark of Zilog, Inc.

For slow memory or I/O subsystems, a Tw (wait) state can be inserted between the T2 and T3 states. Insertion of the Tw state is controlled either by hardware (using the WAIT line) or by software (using internal registers). For details, see section 9 "Wait Controller."

Table 3-1 shows the internal register used for interfacing with Z80-based peripherals.

Table 3-1. Register for Interfacing with Z80-based Peripherals

			Initial Value*	
Register Name	Symbol	I/O Address	MSB ↔ LSB	Read/Write
Operation mode control register	OMCR	0004H	11100000	R/W

^{* &}quot;Initial value" means the value after a hardware reset.

3.3.2 Opcode Fetch Timing

Figure 3-5 shows the timing of an opcode fetch with no wait states. In the first half of the T₁ state, the contents of the PC are output to the address bus $(A_0 - A_{19})$. When the MMU is used, address information is extended to 20 bits. In the second half of the T₁ state, the $\overline{\text{ME}}$ and $\overline{\text{RD}}$ signals are asserted to enable memory access.

The opcode is read from the data bus at the rising edge of the \emptyset clock of the T3 state. The $\overline{\text{LIR}}$ signal remains active (low) from the first half of the T1 state to the first half of the T3 state, indicating that an opcode fetch cycle is in progress*1.

If this cycle is the first opcode fetch cycle, the ST signal remains low from the middle of the T1 state to the end of the T3 state. For the second or third opcode fetch cycle, the ST signal remains high throughout this period. Thus, by checking the level of the ST and \overline{LIR} signals, it can be determined whether this cycle is the first or the other opcode fetch cycle.

^{*1} Asserting the \overline{LIR} signal can be inhibited by clearing the LIRE bit in the operation mode control register. For details, see section 3.3.6 "Interfacing Z80-based Peripheral LSIs."




Figure 3-5. Opcode Fetch Timing

Figure 3-6 shows the timing of an opcode fetch with wait states. If the WAIT signal is active at the falling edge of the T2 state, a Tw state is inserted in the next cycle. If the WAIT signal is still active at the falling edge of the Tw state, another Tw state is inserted. If the WAIT signal is not active, the bus cycle enters the T3 state and then completes the opcode fetch cycle. The ME, RD, and LIR signals maintain their current levels while wait states are being inserted in this way.




Figure 3-6. Opcode Fetch Timing with Wait States

3.3.3. Memory Data Read/Write Timing

Memory data read/write timing differs from opcode fetch timing in the following ways:

- The LIR signal remains inactive.
- In memory read cycles, the data latch timing is delayed by a half clock cycle (data is read at the falling edge of the T3 state).

The output timing of addresses, and the $\overline{\text{ME}}$ and the $\overline{\text{RD}}$ signal timings are the same as for the opcode fetch cycle.

Immediate data, displacement, and extended address data is latched using the same timing scheme as memory data.

For memory write operations, the ME signal becomes active during the second half of the T1 state and the WR signal becomes active during the first half of the T2 state. Valid data is output on the data bus (D0 – D7) during the second half of the T1 state. The $\overline{\text{ME}}$ and $\overline{\text{WR}}$ signals become inactive during the second half of the T3 state. Data on the data bus is valid until the end of the (T3) state.

Figures 3-7 and 3-8 show memory read/write timing without/with wait states, respectively.




Figure 3-7. Memory Read/Write Timing




Figure 3-8. Memory Read/Write Timing with Tw States

3.3.4 I/O Read/Write Timing

I/O read/write timing is essentially the same as memory read/write timing (see section 3.3.3 "Memory Data Read/Write Timing"). Note, however, the following differences:

- The IOE signal is used instead of the ME signal.
- The I/O address is output to the address bus (A0 A19). I/O addresses are not translated by the MMU and consequently lines (A16 - A19) always remain low.

Figure 3-9 shows external I/O read/write timing with wait states. Wait states are not inserted during internal I/O accesses.

The falling edge of the T1 clock or the rising edge of the T2 clock can be selected as the $\overline{\text{IOE}}$ and $\overline{\text{RD}}$ signal activation events. For details, see section 3.3.6 "Interfacing Z80-based Peripheral LSIs."




Figure 3-9. External I/O Read/Write Timing with Wait States

3.3.5 Basic Instruction Execution Timing

Figure 3-10 shows the timing of a data transfer instruction, LD (IX + d), g as a typical example. This 3-byte instruction involves two opcode fetch cycles and one displacement read cycle. In addition, during a memory write cycle the contents of register (g) are transferred to the address location determined by adding displacement (d) to the contents of index register (IX). In the example shown in figure 3-10, wait states are not inserted.




Figure 3-10. Basic Instruction Execution Timing Example (LD (IX + d), g instruction)


3.3.6 Interfacing Z80-based Peripheral LSIs

A special function allows the HD64180S to interface with Z80-based peripheral chips. The operation mode control register (OMCR) is used to select this function.

To permit interfacing with Z80-based peripheral LSIs, note the following differences from normal operation:

- LIR signal timing
- IOE and RD signal timing
- RETI instruction (return from INTo interrupt) timing

Operation Mode Control Register (OMCR): The OMCR register controls the \overline{LIR} , \overline{IOE} , and \overline{RD} line outputs, and is used for interfacing with Z80-based peripheral chips. For more information about the \overline{LIR} , \overline{IOE} , and \overline{RD} lines, see section 2 "Pin Assignments and Signal Descriptions."



^{*} Reserved. These bits always read 0 and should be set to 0.

To interface with Z80-based peripheral LSIs, set the bits of the OMCR as shown in table 3-2.

Table 3-2. OMCR Setting

Daisy-chained Interrupt from

Z80-based Peripheral LSIs	LIRE			
Used	0			
Unused	0 or 1			
Z80 PIO	LIRTE			
Used	0 enables interrupts from the Z80 PIO			
Unused	Setting is unnecessary			
Z80 CTC	$\overline{ ext{IOC}}$			
Used	0			
Unused	0 or 1			

Bit 7: LIRE (LIR enable)

LIRE controls the LIR pin output. This bit is set to 1 by a reset.

LIRE	Function
0	LIR disabled
1	LIR enabled

When disabled, LIR is active (low) only during:

- The opcode fetch cycle 2 of a RETI instruction (see "RETI Instruction" at the end of this section)
- The first machine cycle of an INTo interrupt acknowledge cycle

LIRE = 0 is used for interfacing with Z80-based peripherals that support daisy-chained interrupts.

When enabled, LIR is active (low) during:

- Opcode fetch cycles
- The first machine cycle of an NMI interrupt acknowledge cycle
- The first machine cycle of an INTo interrupt acknowledge cycle

LIRE can be set 1 when daisy-chained interrupts are not supported.

Bit 6: LIRTE (LIR Temporary Enable)

The write-only LIRTE bit is used LIRE can be set 1 when daisy-chained interrupts are not supported

to activate the $\overline{\text{LIR}}$ pin output. This bit is used to enable interrupts from the Z80 PIO after internal control registers have been set. At this time the Z80 PIOs support daisy-chained interrupts. This bit always reads 1 and is set to 1 by a reset.

When \overline{LIRTE} is 0 (active), \overline{LIR} output depends on the state of the LIRE bit. When LIRE is 1, \overline{LIR} output is not affected. When LIRE is 0, \overline{LIR} output goes low only during the opcode fetch cycle immediately after 0 is written to the \overline{LIRTE} bit (see figure 3-12).

LIRTE	Function
0	$\overline{\text{LIR}}$ goes low in next opcode fetch if LIRE = 0
1	LIR output enabled/disabled by LIRE

When clearing the $\overline{\text{LIRTE}}$ bit, all interrupts must be disabled (interrupt enable flag IEF1 must be set to 0 by a DI instruction). The instruction that clears the $\overline{\text{LIRTE}}$ bit must be followed by an instruction with a 1-byte opcode. Figure 3-11 shows an example.




Figure 3-11. Example of Program for Clearing the LIRTE Bit

Figure 3-12 shows the timing when the LIRE bit remains 0 and the LIRTE bit is cleared.




Figure 3-12. Timing When 0 is Written to \overline{LIRTE} Bit (with LIRE = 0)

Bit 5: IOC (I/O Compatibility)

The $\overline{\rm IOC}$ bit controls the $\overline{\rm IOE}$ and $\overline{\rm RD}$ line outputs. When this bit is 0 during an I/O read or write cycle, the $\overline{\rm IOE}$ and $\overline{\rm RD}$ line outputs are compatible with those of Z80-based peripherals. The $\overline{\rm IOC}$ bit has no effect on the $\overline{\text{RD}}$ line output during a memory read cycle or the $\overline{\text{IOE}}$ line output during an $\overline{\text{INTO}}$ interrupt acknowledge cycle. When \overline{IOC} is 0, the \overline{IOE} line output goes low at the rising edge of the T2 state during an I/O read or write cycle and the RD line output also goes low at the rising edge of the T2 state during an I/O read cycle (see figure 3-13(a)).

The IOC bit goes to 1 after a reset.

When IOC is 1, the IOE line output during an I/O read or write cycle and the RD line output during an I/O read cycle go low at the falling edge of the T1 state (see figure 3-13(b)).

ĪŌĊ	Function
0	IOE and RD timing are Z80-compatible
1	IOE and RD timing are not Z80-compatible

Figure 3-13 shows the I/O read and write cycle timing.




Figure 3-13.(a) I/O Read and Write Cycle Timing for $\overline{IOC} = 0$




Figure 3-13.(b) I/O Read and Write Cycle Timing for $\overline{IOC} = 1$

Bits 4-0: Reserved. These bits always read 0 and should be set to 0.

RETI Instruction: In order to interface with Z80-based peripherals, the operation of the RETI instruction (return from $\overline{\text{INT0}}$ interrupt) differs from other instructions as follows:

- The CPU fetches the 2-byte opcode (EDH, 4DH) twice. During the opcode fetch cycle 2, an internal operation (Ti) cycle is inserted between the EDH and 4DH fetch cycles.
- If the LIRE bit is 1, the LIR line goes low during both the opcode fetch cycle 1 and 2 in the RETI instruction.
 - If the LIRE bit is 0, the LIR line goes low during the opcode fetch cycle 2, but remains high during the opcode fetch cycle 1.

The operations of the RETI and RET instructions are identical except that the RETI instruction, when placed at the end of an INTo interrupt processing routine, allows a Z80-based peripheral to detect the end of the routine by decoding this instruction code.

Figure 3-14 shows the timing for a RETI instruction. Interrupt lines are not sampled at the end of the opcode fetch cycle 1 in the RETI instruction, rather, they are sampled 1.5 clock cycles before the end of the stack read cycle.




Figure 3-14. RETI Instruction Timing

Table 3-3 gives the bus cycle states for RETI instruction execution.

Table 3-3. Bus Cycle States for RETI Instruction Execution

	States	Address	Data	\overline{RD}	$\overline{\mathbf{W}\mathbf{R}}$	ME	ĪŌĒ	LIR	HALT	ST
MC1	T1 T2 T3	First opcode address	First opcode	0	1	0	1	0* 1	1	0
MC2	T1 T2 T3	Second opcode address	Second opcode	0	1	0	1	0* 1	1	1
MC3 – MC5	Ti Ti Ti	Undefined	Z	1	1	1	1	1	1	1
мс6	T ₁ T ₂ T ₃	First opcode address	First opcode	0	1	0	1	0	1	1
MC7	Ti	Undefined	Z	1	1	1	1	1	1	1
MC8	T ₁ T ₂ T ₃	Second opcode address	Second opcode	0	1	0	1	0	1	1
мс9	T1 T2 T3	SP	Data	0	1	0	1	1	1	1
MC10	T1 T2 T3	SP + 1	Data	0	1	0	1	1	1	1

Z (data): High impedance

* The upper number indicates the \overline{LIR} line status when the LIRE bit = 1, and the lower number indicates Note: the status when the LIRE bit = 0.

3.4 Chip Operation Modes

3.4.1 Outline

The HD64180S supports five chip operation modes:

- · Reset mode
- Normal operation mode

•	Halt mode ·····)	
•	Sleep mode······		Special operation modes
•	System stop mode	Low power dissipation modes	

The sleep and system stop modes are low power modes in which power dissipation is reduced.

The halt, sleep, and system stop modes are special operation modes in which the HD64180S's internal states differ from those in the normal operation mode.

The HD64180S can be placed into any other operation modes from the normal operation mode (see figure 3-15). The HD64180S can be returned to the normal operation mode from a special operation mode by an interrupt.

If the RESET signal is held active (low) for 6 clock cycles or more in the normal or special operation mode, the HD64180S is placed in the reset mode. In this mode, the HD64180S is stopped completely. HD64180S operation is restarted in the normal operation mode when the RESET signal is deactivated.

Table 3-4 lists the status of the functional blocks of the HD64180S in the various operation modes.

If the BUSREQ signal is asserted in the normal or special operation modes, the HD64180S enters the bus release mode. When this mode is set, the HD64180S passes bus control to an external I/O device.

See section 3.5 "Bus Arbiter" for details concerning the bus release mode.




Figure 3-15. Operation Mode Transitions

Table 3-4. The Status of the Functional Blocks in the Various Operation Modes

Internal Function Chip Operation Mode	CPU	Built-in DMAC	MSCI	ASCI/ CSIO	Timer	Refresh Control- ler	Bus Release Mode
Reset mode			****				
Normal operation mode	0	0	0	0	0	0	0
Halt mode	O*	0	0	0	0	0	0
Sleep mode		0	0	0	0	0	0
System stop mode							0

(O: Operation enabled, ----: Operation disabled)

^{*} Instructions are not executed (the CPU repeatedly fetches the instruction that follows the halt instruction).

Table 3-5 shows the register used to specify the low power dissipation mode.

Table 3-5. Low Power Dissipation Mode Specification Register

			Initial Value*	
Register Name	Symbol	I/O Address	$MSB \leftrightarrow LSB$	Read/Write
I/O control register	IOCR	0005H	00000000	R/W

^{*} The initial value is the value after a hardware reset.

3.4.2 Reset Mode

If the RESET pin is held low for six or more clock cycles, all HD64180S functions are reset and the NPU enters the reset mode. In this mode, the HD64180S operates as follows.

- The CPU, MSCI, ASCI/CSIO, DMAC, refresh controller, and timer are halted and their internal states are reset.
- The A0 A19 and D0 D7 pins go to high impedance and all output pins are initialized to their predefined values.
- The on-chip oscillator continues to output the ø clock.
- The CPU does not acknowledge external (NMI, INTo, INT1, INT2) or internal interrupts.
- The CPU does not acknowledge the BUSREQ signal.

The \overline{RESET} line is sampled at the falling edge of every \emptyset clock. If the \overline{RESET} line is low for three successive cycles, the HD64180S enters the reset mode after a half clock cycle delay.

Note that although the HD64180S enters the reset mode after only three and a half clock cycles, normal reset operation is not guaranteed unless the \overline{RESET} is held low for six clock cycles (at the falling edge of the \emptyset clock).

The HD64180S will leave the reset mode once the \overline{RESET} line is deactivated. If the \overline{RESET} line remains high for three successive \emptyset clock falling edges, the HD64180S leaves the reset mode after a half clock cycle delay and resumes execution in the normal mode with an opcode fetch from logical address 0000H (physical address 00000H).

Figure 3-16 shows the timing for entering and leaving the reset mode.

Note: When the HD64180S enters the reset mode, the delay time for the $A_0 - A_{19}$ and $D_0 - D_7$ pins to go to high impedance from the ø clock rising edge and the delay time for output pins \overline{LIR} , \overline{ME} , \overline{IOE} , \overline{RD} , \overline{WR} , \overline{REF} , \overline{HALT} , and \overline{BUSACK} to go high from the ø clock rising edge is 10 ø clock cycles maximum.




Figure 3-16. Reset Mode Timing

3.4.3 Normal Operation Mode

In the normal operation mode, the HD64180S operates as follows:

- The CPU fetches and executes instructions.
- The MSCI, ASCI/CSIO, DMAC, refresh controller, and timers are enabled.
- The on-chip oscillator continues to operate.
- The CPU accepts external (NMI, INTo, INT1, INT2) and internal interrupts.
- The CPU can be placed in the bus release mode by asserting the BUSREQ signal.

The HD64180S can be placed into any of the other operation mode from the normal operation mode as follows:

- When the RESET signal is held low for six or more clock cycles, the HD64180S enters the reset mode.
- When a HALT instruction is executed, the halt mode is entered.
- When an SLP instruction is executed while the IOSTP bit * is 0, the sleep mode is entered.
- When an SLP instruction is executed while the IOSTP bit is 1, the system stop mode is entered.
- * Bit 7 of the I/O control register. This bit specifies the low power dissipation mode. For details, see section 3.4.5 "Sleep Mode."

From one of the special operation modes (halt, sleep, or system stop), the HD64180S can return to the normal operation mode following an interrupt. However, the type of interrupt that can be acknowledged and whether or not interrupt processing is performed depends on several conditions. For details, see sections 3.4.4 "Halt Mode," 3.4.5 "Sleep Mode," and 3.4.6 "System Stop Mode" below.

3.4.4 Halt Mode

Executing a HALT instruction (76H) in the normal operation mode causes the HALT line to go low thus placing the HD64180S in the halt mode.

Internal operation in the halt mode is outlined below.

- The CPU internal clock does not stop. The CPU repeatedly fetches the instruction which follows
 the HALT instruction.
- The MSCI, ASCI/CSIO, DMAC, refresh controller, and timers continue operating.
- The on-chip oscillator continues to operate.

- The CPU accepts external (NMI, INTo, INT1, INT2) and internal interrupts.
- The CPU can be placed in the bus release mode by asserting the BUSREQ signal (active low).

Operation in the halt mode is the same as operation in the normal mode, except that no instructions are executed. The HD64180S can leave the halt mode in two ways:

(1) Reset

If the RESET signal is held low for six or more clock cycles, the HD64180S is reset and leaves the halt mode.

(2) Interrupt

If interrupt enable flag IEF1 is set to 1 (interrupt enabled) and either a maskable external (INT), INT1, or $\overline{\text{INT2}}$) or internal interrupt occurs, the HD64180S leaves the halt mode and branches to the appropriate interrupt processing routine. If an NMI interrupt occurs in the halt mode, the HD64180S leaves the halt mode and branches to the interrupt processing routine, regardless of the value of the IEF1 flag.

If an interrupt is requested 1.5 clock cycles before the end of the opcode fetch cycle for a HALT instruction, the HD64180S will not enter the halt mode. It branches to the interrupt processing routine after fetching the HALT instruction opcode.

Figure 3-17 shows the timing for entering the halt mode and leaving after an interrupt.




Figure 3-17. Timing for Entering Halt Mode and Leaving after an Interrupt

3.4.5 Sleep Mode

Executing an SLP instruction (EDH, 76H) while the IOSTP bit in the I/O control register is 0 causes the CPU internal clock to stop and the HALT line to go low, thus placing the HD64180S in sleep mode. In this mode, power dissipation is reduced because the CPU internal clock is stopped.

I/O Control Register (IOCR)

The I/O control register is used in combination with a SLP instruction to specify the low power dissipation mode (sleep or system stop).

_	7	6	5	4	3	2	1	0
Bit Name	IOSTP	-*	_*	-*	_*	-*	-*	-*
Read/Write	RW	-	-	_	_	_	_	_
Initial Value	0	0	0	0	0	0	0	0
	I/Ó Stop 0: Sleep	mode (SLP in	nstruction exe	ecution)				

Bit 7: IOSTP (I/O stop)

This bit specifies the low power dissipation mode.

IOSTP	Function
0	SLP instruction causes the HD64180S to enter the sleep mode
1	SLP instruction causes the HD64180S to enter the system stop mode

Setting value to IOSTP bit has no effect on the operation of HD64180S internal functions. The execution of SLP instruction causes the HD64180S to enter either the sleep mode or the system stop mode according to the value.

This bit is cleared by a reset.

Bits 6-0: Reserved. These bits always read 0 and should be set to 0.

Internal operations in sleep mode are as follows:

^{1:} System stop mode (SLP instruction execution)

^{*} Reserved. These bits always read 0 and should be set to 0.

- The internal CPU clock stops and the CPU stops operating.
- The MSCI, ASCI/CSIO, DMAC, refresh controller, and timers continue operating.
- The on-chip oscillator continues operating.
- The CPU accepts external (NMI, INTo, INT1, INT2) and internal interrupts.
- Asserting the BUSREQ line causes the CPU to enter bus release mode.

The HD64180S can leave sleep mode in the following two ways:

(1) Reset

If the RESET signal is held active for six or more clock cycles, the HD64180S is reset and leaves the sleep mode.

(2) Interrupt

If either an external (NMI, INTo, INTo, INTo) or an internal interrupt occurs, the HD64180S leaves the sleep mode and enters normal mode. Unlike in the halt mode, the HD64180S leaves the sleep mode following an interrupt, even if the interrupt is disabled by $IEF_1 = 0$.

If interrupts are disabled by interrupt enable flag IEF1, the CPU executes the instruction following the SLP instruction after leaving the sleep mode. If interrupts are enabled, the CPU branches to the corresponding interrupt processing routine.

In the sleep mode, level-sensitive external interrupts (INT1, INT1, or INT2) are sampled at every falling edge of the ø clock. If an external interrupt line is active when sampled, the HD64180S leaves the sleep mode after 2.5 clock cycles. Note that the external interrupt line must be active for at least two successive samples.

If an NMI interrupt occurs in sleep mode, the HD64180S leaves the sleep mode and branches to the interrupt processing routine, regardless of the IEF1 flag.

If the falling edge of an MMI signal is input before the falling edge of the ø clock in the sleep mode, the HD64180S leaves the sleep mode 2.5 clock cycles after the ø clock falling edge. After leaving the sleep mode, the CPU starts the NMI acknowledge cycle.

Figure 3-18 shows the timing for entering the sleep mode and leaving after an interrupt.




Figure 3-18. Sleep and System Stop Mode Timing

3.4.6 System Stop Mode

Executing a SLP instruction while the IOSTP bit in the I/O control register is 1 causes the HALT line to go low and the HD64180S to enter the system stop mode. In this mode less power is dissipated than in the sleep mode since the clock supplied to the CPU and other functional units is stopped. For details of the I/O control register, see section 3.4.5 "Sleep Mode."

Internal operation in system stop mode is as follows:

- The CPU, MSCI, ASCI/CSIO, DMAC, and timers stop.
- The refresh controller stops (the contents of DRAM are lost).
- The on-chip oscillator does not stop.
- The CPU accepts external interrupts (NMI, INTo, INT1, INT2).
- Asserting the BUSREQ line causes the CPU to enter bus release mode.

The HD64180S can leave the system stop mode in the following two ways:

(1) Reset

If the RESET line is held low for six or more clock cycles, the HD64180S is reset and leaves the system stop mode.

(2) Interrupt

An external interrupt (NMI, INTo, INTo, INTo, INTo) causes the HD64180S to leave the system stop mode and to enter the normal operation mode.

If the interrupt enable flag IEF1 is 0 and interrupts are disabled, the CPU resumes execution at the first instruction after the SLP instruction. If IEF1 is 1 and interrupts are enabled, the CPU branches to the corresponding interrupt processing routine.

If an NMI interrupt occurs, the CPU branches to the interrupt processing routine regardless of the value of the IEF1 flag.

The timing for entering and leaving the system stop mode using an interrupt is the same as that in the sleep mode (see figure 3-18).

3.5 Bus Arbiter

3.5.1 Overview

The HD64180S is equipped with a bus arbiter which arbitrates bus contention between the on-chip CPU, DMAC, refresh controller (internal devices), and external I/O devices.




Figure 3-20. Bus Arbiter and Masters

As shown in figure 3-20, the on-chip CPU, DMAC, and refresh controller are internally connected to the arbiter via REO and ACK lines. Internal devices use a request (REO) signal to request bus control and the arbiter uses an acknowledge (ACK) line to acknowledge that a particular device has been given control of the bus.

External I/O devices are connected to the arbiter via the external BUSREO and BUSACK signals. \overline{BUSREO} and \overline{BUSACK} function in the same way as the \overline{REO} and \overline{ACK} signals do for internal devices.

The bus arbiter constantly samples the bus request signals (REO and BUSREO) looking for one of the lines to go low. Once the arbiter detects a bus request signal, it passes control of the bus to the appropriate device by asserting its acknowledge line (\overline{ACK}) or \overline{BUSACK} . The device has control until the acknowledge line is deactivated (goes high).

If bus control is requested from more than one device at the same time, the bus arbiter passes control to the device with the highest priority.

Devices are given the following priority:

External bus master > refresh controller > DMAC > CPU.

Note: The term "bus master" is used in this manual to refer to a CPU, internal I/O device, or external I/O device which already has or can request the bus control.

3.5.2 Timing for Passing Bus Control

The priority assignment is only used when several devices request control at the same time. Depending on the devices involved, bus control will not necessarily be passed immediately to a higher-priority device as soon as it requests bus control. Various contention situations are discussed in this section.

(1) When the CPU has control

When the CPU has control of the bus and a request is received from another device via internal REQ lines or BUSREO line, the arbiter can pass control at the end of any machine cycle (immediately after a T3 or Ti state). An opcode fetch, memory read/write, or I/O read/write machine cycle (3 ø clock cycles without wait states) is equivalent to one machine cycle. For internal CPU operations (Ti states), one state (1 ø clock cycle) is equivalent to one machine cycle.

- The arbiter cannot pass bus control immediately after the following states:
 - Second machine cycle (Ti state) of a DJNZ j instruction.
 - TTP state of a TRAP acknowledge cycle when the second opcode is undefined.
 - Ts1 or Ts2 state at the start of the sleep or system stop mode.

(2) When the refresh controller has control

When the refresh controller has control of the bus, the arbiter can pass control at the end of each machine cycle (immediately after a TR2 state). One machine cycle consists of two states if no wait states are inserted.

(3) When the DMAC has control

When the DMAC has control of the bus, the arbiter can pass control at the end of each machine cycle (immediately after a T3 or Ti state). For example, during a DMA transfer in burst mode, when a device having a priority higher than the DMAC requests control, the DMAC suspends the transfer at the end of the current machine cycle and releases control. When the higher priority device releases the bus (by placing the bus request signal high), the DMAC is given control and resumes the transfer.

- The arbiter cannot pass bus control immediately after the following states. See section 6 "Direct Memory Access Controller (DMAC)" for details.
 - ① Ti state immediately before the DMA transfer start for the first byte.
 - ② Immediately after a read cycle during dual-address DMA transfer.
 - 3 Immediately after a part of T3 or Ti states during buffer chaining operations.
- (4) When an external I/O device is the bus master.

For details, see section 3.5.3 "Bus Release Mode," below.

3.5.3 Bus Release Mode

When an external I/O device obtains control of the bus, the HD64180S enters the bus release mode. Since the BUSREQ signal has the highest priority, when this signal is asserted, bus control is passed to the device requesting the bus. The address lines $(A_0 - A_{19})$, data lines $(D_0 - D_7)$, and bus control lines $(\overline{ME}, \overline{IOE}, \overline{RD}, \text{ and } \overline{WR})$ go to the high impedance state.

In the bus release mode, the HD64180S does not perform refresh operations. These must be performed by the external I/O device. The CPU cannot accept external or internal interrupts in the bus release mode.

The HD64180S leaves the bus release mode when the external device releases the bus by deactivating the BUSREO signal or when the RESET line is held low for six or more clock cycles. When the external device releases control, it is returned to the internal bus master. If a reset occurs, bus control is returned to the CPU when the RESET signal goes high.

Figure 3-21 (a) shows the timing when bus control is requested by an external I/O device via the BUSREQ line during a CPU memory read cycle. Figure 3-21 (b) shows the timing when the bus control is requested during a CPU internal operation.

The BUSREO signal is sampled at the falling edge of the \u03c9 clock in the state preceding the T3, Ti, Tx (bus release state), TR2 (refresh cycle end state), or Ts state (sleep or system stop mode). If the BUSREQ pin is low at the falling edge of the ø clock in the state preceding the Tx state, the Tx state is repeated.




Figure 3-21. (a) Bus Release Mode (1)




Figure 3-21. (b) Bus Release Mode (2)

3.5.4 Bus Control Passing

Figure 3-22 shows how bus control is passed. Bus control requests have the following priority:

 $\overline{\text{BUSREQ}} = 0 > \text{refresh request} > \text{DMA request}$

When bus control is not requested by an external I/O device, refresh controller, or DMAC, it returns to the CPU.




Figure 3-22. Bus Control Passing

3.6 Interrupts

3.6.1 Overview

The HD64180S supports 4 external and 15 internal interrupts. External interrupts have higher priority over internal interrupts except for TRAP. Figure 3-23 shows which interrupts are requested by various internal and external devices.




Figure 3-23. Interrupt Block Diagram

Table 3-6. Interrupt Types, Priorities, and Sources

Priority	Interrupts	Interrupt source	Internal/External	
High	TRAP	Undefined opcode fetch	Internal interrupt	
High	TRAP NMI INT0 INT1 INT2 MSCI RXRDY MSCI TXRDY MSCI TXRDY MSCI TXINT MSCI TXINT ASCI/CSIO RXRDY ASCI/CSIO TXRDY ASCI/CSIO TXRDY ASCI/CSIO TXRDY DMAC Channel 0 DMIA0 DMAC Channel 1 DMIA1 DMAC Channel 1 DMIB1	Undefined opcode fetch Line input Receive buffer contains data. Transmit buffer is empty or not full. Receive status Transmit status Receive buffer contains data. Transmit buffer is empty. Receive status Transmit status Error interrupt Normal termination interrupt Error interrupt Normal termination interrupt	External interrupt External interrupts Internal interrupts	
Low	Timer Channel 0 TOIRQ Timer Channel 1 T1IRQ	Count match Count match	/	

When an interrupt (except TRAP, \overline{NMI} , and \overline{INTo}) is requested, the request status is indicated by interrupt status registers 0 and 1. If the requested interrupt has been enabled by interrupt enable registers 0 or 1, an interrupt request is issued to the CPU.

3.6.2 Interrupt Control Registers and Interrupt Enable Flags

The HD64180S has seven interrupt control registers (see table 3-7) and two interrupt enable flags. These registers are mapped in the internal I/O address space and can be accessed by CPU I/O instructions. This does not apply to the interrupt vector register (I), however. This register can be accessed by LD A, I and LD I, A instructions.

Table 3-7. Interrupt Control Registers

				_
Register Name	Symbol	I/O Address	MSB ↔ LSB	Read/Write
Interrupt vector register	I		00000000	R/W
Interrupt vector low register	IL	0014H	00000000	R/W
Interrupt control register	ICR	0000H	0000001	R/W
Interrupt status register 0	ISR0	0010H	000000XX*2	R
Interrupt status register 1	ISR1	0011H	00000000	R
Interrupt enable register 0	IER0	0012H	00000000	R/W
Interrupt enable register 1	IER1	0013H	00000000	R/W

Initial Value*1

Interrupt Vector Register (I): The interrupt vector register indicates the vector table position in memory that stores the starting address of the interrupt processing routine for $\overline{\text{INT}_0}$ (mode 2), $\overline{\text{INT}_1}$, INT2, or internal interrupts (vector mode).

_	7	6	5	4	3	2	1	0
Bit Name	17	16	15	14	13	12	l1	10
Read/Write Initial Value	P/W 0	R/W 0						

The eight high-order bits of the vector address


The 16-bit interrupt vector indicates the starting address of the interrupt processing routine in the vector table. The low order byte is the data placed on the bus, in INTo mode 2, or the vector generated for each interrupt source. The high order byte is the I register contents. Vector tables can be generated at arbitrary memory locations at 256-byte intervals by setting the I register. Use LD A, I and LD I, A instructions to access this register.

Interrupt Vector Low Register (IL): The 8-bit interrupt vector low register specifies the low order byte of the 16-bit interrupt vector for vector interrupts (INT1, INT2, and internal interrupts except TRAP) other than $\overline{\text{INT}_0}$ mode 2. The interrupt vector register (I) specifies the high-order byte.

The low order six bits of this register are automatically set depending on the source of the interrupt. Bits 7 and 6 (IL7, 6) can be set arbitrarily by software.

^{*1 &}quot;Initial value" is the value after a hardware reset.

^{*2} x: Undefined




^{*} The fixed code (bits 5 - 0) cannot be read or written. For the fixed code, see table 3-9 "Interrupt Sources and Vectors."

This register allows interrupt vector tables to be placed at any 64-byte boundary in system memory. Bits 7 and 6 are set to 0 after a reset. Bits 5-0 always read 0 and should be set to 0.

Since the interrupt vector register (I) is also initialized to 00H by a reset, the 16-bit interrupt vector address becomes 0000 0000 00XX XXXX. For example, the INT1 fixed code is 00 0000, so its associated interrupt vector address after a reset is 0000 0000 0000 0000.

Interrupt Control Register (ICR): The interrupt control register tests whether a TRAP interrupt has occurred and specifies whether the INTo interrupt is enabled or disabled.



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: TRAP (TRAP status)

The TRAP bit indicates whether a TRAP interrupt has occurred. This bit is cleared by writing 0 to this bit position by CPU. A 1 cannot be written to this bit. It is cleared to 0 by a reset.

A TRAP interrupt is an internal interrupt having the highest priority generated when an undefined opcode is Note: fetched during an opcode fetch cycle.

TRAP	Functions
0	A TRAP interrupt has not occurred
1	A TRAP interrupt has occurred

Bit 6: UFO (Undefined fetch object code)

The UFO bit indicates which opcode is undefined after a TRAP interrupt occurs.

When the TRAP bit is 0, the UFO bit is cleared during the first byte of opcode fetch and set to 1 again during the third byte of the opcode fetch. When a TRAP interrupt is generated and the TRAP bit is set to 1, the UFO bit will not be updated by subsequent opcode fetches. Thus it is possible, by reading the UFO bit, to determine whether the undefined opcode occurred during the second or third byte. Note that there are no undefined opcodes for the first byte.

Writing to this bit position has no effect, thus either 0 or 1 can be written in this bit when it is necessary to write in the interrupt control register. This bit is cleared to 0 by a reset.

UFO	Functions
0	Second opcode is undefined
1	Third opcode is undefined


Bits 5 - 1: Reserved. These bits always read 0 and should be set to 0.

Bit 0: ITEO (INTo enable)

The ITE0 bit specifies whether INT0 interrupts are enabled or disabled. This bit is set to 1 by a reset.

ITE0	Functions
0	Disables INTo interrupts
1	Enables INTo interrupts

Interrupt Status Register 0 (ISR0): The read-only interrupt status register 0 indicates whether INT1, INT2, or internal interrupts (except TRAP) requests have been issued. Bits 1 and 0 of this register indicate the levels of the $\overline{INT1}$ and $\overline{INT2}$ pins even after a reset. Bits 7 – 2 are cleared to 0 by a reset.



^{*} Undefined.

Bit 7: TXRDY1 (ASCI/CSIO TXRDY)

TXRDY1	Functions
0	TXRDY internal interrupt has not been generated by the ASCI/CSIO
1	TXRDY internal interrupt has been generated by the ASCI/CSIO

Bit 6: RXRDY1 (ASCI/CSIO RXRDY)

RXRDY1	Functions
0	RXRDY internal interrupt has not been generated by the ASCI/CSIO
1	RXRDY internal interrupt has been generated by the ASCI/CSIO

Bit 5: TXINTO (MSCI TXINT)

TXINT0	Functions
0	TXINT internal interrupt has not been generated by the MSCI
1	TXINT internal interrupt has been generated by the MSCI

Bit 4: RXINTO (MSCI RXINT)

RXINT0	Functions
0	RXINT internal interrupt has not been generated by the MSCI
1	RXINT internal interrupt has been generated by the MSCI

Bit 3: TXRDY0 (MSCI TXRDY)

TXRDY0	Functions
0	TXRDY internal interrupt has not been generated by the MSCI
1	TXRDY internal interrupt has been generated by the MSCI

Bit 2: RXRDY0 (MSCI RXRDY)

RXRDY0	Functions
0	RXRDY internal interrupt has not been generated by the MSCI
1	RXRDY internal interrupt has been generated by the MSCI


Bit 1: INT2 (External Interrupt INT2)

INT2	Functions
0	INT2 external interrupt has not been generated
1	INT2 external interrupt has been generated

Bit 0: INT1 (External Interrupt INT1)

INT1	Functions
0	INT1 external interrupt has not been generated
1	INT1 external interrupt has been generated

Interrupt Status Register 1 (ISR1): The read-only interrupt status register 1 indicates the status of internal interrupt. This register is cleared to 0 by a reset.



Bit 7: T1IRQ (Timer Channel 1 Interrupt Request)

T1IRQ	Functions
0	Timer channel 1 internal interrupt (T1IRQ) has not been generated
1	Timer channel 1 internal interrupt (T1IRQ) has been generated

Bit 6: TOIRQ (Timer Channel 0 Interrupt Request)

T0IRQ	Functions
0	Timer channel 0 internal interrupt (T0IRQ) has not been generated
1	Timer channel 0 internal interrupt (TOIRQ) has been generated

Bit 5: DMIB1 (DMA Interrupt B Channel 1)

DMIB1	Functions
0	DMAC channel 1 internal interrupt (DMIB) has not been generated
1	DMAC channel 1 internal interrupt (DMIB) has been generated

Bit 4: DMIA1 (DMA Interrupt A Channel 1)

DMIA1	Functions
0	DMAC channel 1 internal interrupt (DMIA) has not been generated
1	DMAC channel 1 internal interrupt (DMIA) has been generated

Bit 3: DMIB0 (DMA Interrupt B Channel 0)

DMIB0	Functions
0	DMAC channel 0 internal interrupt (DMIB) has not been generated
1	DMAC channel 0 internal interrupt (DMIB) has been generated

Bit 2: DMIA0 (DMA Interrupt A Channel 0)

DMIA0	Functions
0	DMAC channel 0 internal interrupt (DMIA) has not been generated
1	DMAC channel 0 internal interrupt (DMIA) has been generated


Bit 1: TXINT1 (ASCI/CSIO TXINT)

TXINT1	Functions
0	TXINT internal interrupt has not been generated by the ASCI/CSIO
1	TXINT internal interrupt has been generated by the ASCI/CSIO

Bit 0: RXINT1 (ASCI/CSIO RXINT)

RXINT1	Functions
0	RXINT internal interrupt has not been generated by the ASCI/CSIO
1	RXINT internal interrupt has been generated by the ASCI/CSIO

Interrupt Enable Register 0 (IER0): Interrupt enable register 0 specifies whether to enable the interrupt requests from interrupt status register 0 (ISR0). This register is cleared to 0 by a reset.



Bit 7: TXRDY1E (ASCI/CSIO TXRDY Enable)

TXRDY1E	Functions
0	Disables TXRDY internal interrupts from the ASCI/CSIO
1	Enables TXRDY internal interrupts from the ASCI/CSIO

Bit 6: RXRDY1E (ASCI/CSIO RXRDY Enable)

RXRDY1E	Functions
0	Disables RXRDY internal interrupts from the ASCI/CSIO
1	Enables RXRDY internal interrupts from the ASCI/CSIO

Bit 5: TXINT0E (MSCI TXINT Enable)

TXINT0E	Functions
0	Disables TXINT internal interrupts from the MSCI
1	Enables TXINT internal interrupts from the MSCI

Bit 4: RXINT0E (MSCI RXINT Enable)

RXINT0E	Functions
0	Disables RXINT internal interrupts from the MSCI
1	Enables RXINT internal interrupts from the MSCI

Bit 3: TXRDY0E (MSCI TXRDY Enable)

TXRDY0E	Functions
0	Disables TXRDY internal interrupts from the MSCI
1	Enables TXRDY internal interrupts from the MSCI

Bit 2: RXRDY0E (MSCI RXRDY Enable)

RXRDY0E	Functions
0	Disables RXRDY internal interrupts from the MSCI
1	Enables RXRDY internal interrupts from the MSCI


Bit 1: INT2E (INT2 External Interrupt Enable)

INT2E	Functions
0	Disables INT2 external interrupts
1	Enables INT2 external interrupts

Bit 0: INT1E (INT1 External Interrupt Enable)

INT1E	Functions
0	Disables INT1 external interrupts
1	Enables INT1 external interrupts

Interrupt Enable Register 1 (IER1): Interrupt enable register 1 specifies whether to enable interrupt requests from interrupt status register 1. This register is cleared to 00H by a reset.



Bit 7: T1IRQE (Timer Channel 1 Interrupt Request Enable)

T1IRQE	Functions		
0	Disables timer channel 1 internal interrupts (T1IRQ)		
1	Enables timer channel 1 internal interrupts (T1IRQ)		

Bit 6: TOIRQE (Timer Channel 0 Interrupt Request Enable)

T0IRQE	Functions
0	Disables timer channel 0 internal interrupts (T0IRQ)
1	Enables timer channel 0 internal interrupts (T0IRQ)

Bit 5: DMIB1E (DMA Interrupt B Channel 1 Enable)

DMIB1E	Functions		
0	Disables DMAC channel 1 internal interrupts (DMIA)		
1	Enables DMAC channel 1 internal interrupts (DMIA)		

Bit 4: DMIA1E (DMA Interrupt A Channel 1 Enable)

DMIA1E	Functions
0 .	Disables DMAC channel 1 internal interrupts (DMIA)
1	Enables DMAC channel 1 internal interrupts (DMIA)

Bit 3: DMIB0E (DMA Interrupt B Channel 0 Enable)

DMIB0E	Functions		
0	Disables DMAC channel 0 internal interrupts (DMIB)		
1	Enables DMAC channel 0 internal interrupts (DMIB)		

Bit 2: DMIA0E (DMA Interrupt A Channel 0 Enable)

DMIA0E	Functions		
0	Disables DMAC channel 0 internal interrupts (DMIA)		
1	Enables DMAC channel 0 internal interrupts (DMIA)		

Bit 1: TXINT1E (ASCI/CSIO TXINT Enable)

TXINT1E	Functions		
0	Disables TXINT internal interrupts from the ASCI/CSIO		
1	Enables TXINT internal interrupts from the ASCI/CSIO		

Bit 0: RXINT1E (ASCI/CSIO RXINT Enable)

RXINT1E	Functions		
0	Disables RXINT internal interrupts from the ASCI/CSIO		
1	Enables RXINT internal interrupts from the ASCI/CSIO		

Interrupt Enable Flags (IEF1 and IEF2): Interrupt enable flag IEF1 specifies whether to enable maskable interrupts $(\overline{INT0}, \overline{INT1}, \overline{INT2}, \overline{and})$ interrupts except TRAP). IEF1 = 1 enables interrupts and IEF1 = 0 disables them.

IEF1	Functions		
0	Disables maskable interrupts		
1	Enables maskable interrupts		

IEF1 directly controls interrupt enable/disable status. IEF2 is used to save the value of IEF1. For example, during execution of an $\overline{\text{NMI}}$ interrupt processing routine when $\overline{\text{NMI}}$ is requested to CPU, the IEF1 value is saved to IEF2 and IEF1 is reset so that interrupts other than an $\overline{\text{NMI}}$ are disabled. When returning from an $\overline{\text{NMI}}$ interrupt processing routine to the main program, the RETN (return from $\overline{\text{NMI}}$) instruction restores the original IEF1 value (stored in IEF2) automatically restoring the CPU interrupt enable status.

Execution of an LD A, I or LD A, R instruction writes the IEF2 value to the P/V flag in the flag register. Thus, the IEF2 value can be read through this flag.

When a maskable interrupt is accepted, IEF1 and IEF2 are set to 0 to disable any subsequent maskable interrupts. When control is returned from the interrupt processing routine to the main routine by an RETI (return from interrupt) instruction, the IEF1 and IEF2 flags remain unchanged. Therefore, to enable interrupts after returning to the main routine, an EI (enable interrupt) instruction must be placed immediately before the last RETI instruction in the interrupt processing routine. This instruction sets IEF1 and IEF2 to 1, enabling maskable interrupts (INT0, INT1, INT2, and internal interrupts except TRAP).

Table 3-8 lists the IEF1 and IEF2 values for CPU operations.

Table 3-8. IEF1 and IEF2 Values

CPU Operation	IEF1	IEF2	Description
Reset	0	0	Disables all interrupts except NMI
		_	and TRAP
After accepting NMI	0	IEF1	Saves the IEF1 value to IEF2
RETN	IEF2	Unchanged	Restores the status before
instruction execution			the NMI was accepted
After accepting interrupts	0	0	Disables all interrupts except NMI
except \overline{NMI} and TRAP			and TRAP
RETI	Unchanged	Unchanged	_
instruction execution			
After accepting TRAP	Unchanged	Unchanged	-
EI	1	1	
instruction execution			
DI	0	0	_
instruction execution			

Table 3-8. IEF1 and IEF2 Values (cont.)

CPU Operation	IEF1	IEF2	Description
LD A, I	Unchanged	Unchanged	Transfers the IEF2 value to the
instruction execution			P/V flag
LD A, R	Unchanged	Unchanged	Transfers the IEF2 value to the
instruction execution			P/V flag

3.6.3 TRAP

TRAP is the highest priority interrupt. It occurs when an undefined opcode is fetched during an opcode fetch cycle. A TRAP interrupt is used to increase program reliability or to implement userdefined instructions.

When a TRAP interrupt occurs, the CPU performs the following:

- Sets the TRAP bit in the interrupt control register (ICR) to 1.
- Saves the program counter (PC) value of the undefined opcode in the stack, then restarts from logical address 0000H.

If logical address 0000H corresponds to physical address 00000H, a reset routine is executed. Since the TRAP bit is only initialized to 0 by an actual reset (not by a reset caused by a TRAP), testing the TRAP bit shows whether the restart has been caused by a reset or a TRAP.

A TRAP interrupt occurs regardless of the status of the IEF1 flag. Furthermore, it may occur when INTo is used in mode 0 and an undefined opcode is fetched during an interrupt acknowledge cycle.

No undefined opcode can occur in the first byte. Thus, a TRAP may occur when the second opcode in a 2-byte opcode is undefined or when the second or third opcode in a 3-byte opcode is undefined. The PC value, which is saved in the stack when the second opcode is undefined, differs from the value saved in the stack when the third opcode is undefined. Therefore, the byte count of the undefined opcode must be known before a retry takes place. This is indicated by the UFO bit in the interrupt control register (ICR). This bit is set by the third opcode fetch and reset by the first opcode fetch. The UFO bit is not updated while the TRAP bit value is 1. Thus, the address of the first byte opcode can be calculated as follows:

1. When TRAP = 1 and UFO = 0: The TRAP occurred while the CPU was fetching the second opcode. The first opcode address is the PC value in the stack minus 1.

2. When TRAP = 1 and UFO = 1: The TRAP occurred while the CPU was fetching the third opcode. The first opcode address is the PC value in the stack minus 2.

Figure 3-24 shows the timing for TRAP.

In the figure the TTP state is used for TRAP processing. Bus release, refresh, DMA, or wait cycles must not be inserted immediately after this state.




Figure 3-24. (a) TRAP Cycle (Second Opcode is Undefined)




Figure 3-24. (b) TRAP Cycle (Third Opcode is Undefined)

3.6.4 Nonmaskable Interrupt (NMI)

NMI is a nonmaskable interrupt. When an NMI is detected, the current PC value is saved in the stack and the CPU is restarted at logical address 0066H. The value of IEF1 is saved to IEF2, then IEF1 is reset.

NMI is accepted even when the on-chip DMAC is in operation. It can be used to return bus control to the CPU operation, thus suspending the DMAC operation from an external source.

An RETN instruction is used to return from the NMI interrupt processing routine to the main program. This instruction also moves the contents of IEF2 into IEF1, thus restoring the IEF1 status before the NMI interrupt processing.

Figure 3-25 shows the NMI processing flow.




Figure 3-25. NMI Processing Flowchart

Figure 3-26 shows the timing of $\overline{\text{NMI}}$ processing.

Interrupt request lines are sampled 1.5 clock cycles before the end of each instruction execution cycle. Unlike other interrupt signals, NMI is edge-sensitive. NMI requests are not reset until NMI is sampled again. If an NMI is latched before the falling edge of the second state prior to the end of the last machine cycle of the current instruction, an $\overline{\text{NMI}}$ acknowledge cycle is started immediately after this instruction execution cycle is completed.

Note: Other interrupt request signals (INTo, INT1, and INT2) are level-sensitive. These signals are sampled 1.5 clocks prior to the end of each instruction execution cycle. In this case, the presence is determined at the sampling time.




Figure 3-26. NMI Processing Timing

3.6.5 INTo

INTo is a level-sensitive maskable interrupt which has second-level priority after NMI. INTo can be enabled or disabled by setting or resetting interrupt enable flag IEF1 by an EI or DI instruction. It can also be enabled or disabled by setting or resetting the ITE0 bit (bit 0) of the interrupt control register.

A RESET causes the following:

- IEF1 is reset, disabling INTo
- The ITEO bit of the interrupt control register is set to 1, enabling INTO

INTo is disabled by a reset, but it is then enabled by an EI instruction execution. The INTo line is sampled at the falling edge of the ø clock in the second state prior to the end of the last machine cycle of each instruction. If INTo is low when sampled, it is accepted.

When the interrupt is accepted, IEF1 and IEF2 are reset to disable other interrupts (except NMI and TRAP). Therefore, to enable interrupts after returning from the interrupt processing routine, an EI and an RETI instruction must be included at the end of the interrupt processing routine. In this case, interrupts can be accepted immediately after the execution of RETI instruction following EI instruction.

The above procedure is also necessary when enabling interrupts after an INT1, INT2, or any internal interrupt except TRAP.

INTo has three operation modes: mode 0, 1, and 2, which are selected by using IM 0, IM 1, and IM 2 instructions, respectively.

After a RESET signal, INTo operates in mode 0. The three modes are explained below.

(1) INTo mode 0

After an interrupt in this mode, the CPU fetches an instruction placed on the data bus $(D_0 - D_7)$ during an interrupt acknowledge cycle (at the rising edge of the ø clock of the the T3 state) and executes it. Normally, the interrupting device issues a 1-byte RST instruction for restarting from one of eight fixed addresses. However, unlike other modes, the contents of the program counter (PC) are not automatically saved unless an RST instruction is issued.

Figure 3-27 shows the timing diagram for $\overline{\text{INT0}}$ mode 0.




Figure 3-27. Timing of INTo Mode 0 Interrupt (with an RST instruction on the data bus)

(2) INTo mode 1

In this mode, the PC value is saved in the stack and instruction execution is restarted at logical address 0038H.

Figure 3-28 shows the flow of interrupt processing in INTo mode 1. Figure 3-29 shows the timing of an interrupt in this mode.




Figure 3-28. Flow of Interrupt Processing in INTo Mode 1




Figure 3-29. Timing of INTo Mode 1 Interrupt

(3) INTo mode 2

Interrupt vectors are used in this mode. The high order byte of the interrupt vector is stored to the interrupt vector register (I). The low order byte is specified by the interrupting device.

The high-order byte of the interrupt vector must be loaded into the I register in advance. An "LD I, A" instruction can be used to load a new value into the I register. The I register is initialized to 00H by a reset.

During the interrupt acknowledge cycle, the device that generated the interrupt places the low order byte of the interrupt vector on the data bus. The CPU latches the byte at the rising edge of the T3 state (ø clock) to generate the 16-bit interrupt vector. After saving the PC value to the stack, the CPU reads the start address (from the table in memory indicated by the interrupt vector), then begins execution from this address.

For more details about the I register, see "Interrupt Vector Register (I)" in section 3.6.2 "Interrupt Control Registers and Interrupt Enable Flags."

Figure 3-30 shows how an interrupt vector is used to generate the starting address for an interrupt processing routine in INTo mode 2. Figure 3-31 shows the timing of an interrupt in this mode.




Figure 3-30. Start Address Generation in INTo Mode 2




Figure 3-31. Timing of INTo Mode 2 Interrupt

3.6.6 INT₁, INT₂, and the Internal Interrupts (Except TRAP)

INT1. INT2. and the internal interrupts (except TRAP) are level-sensitive, vector interrupts, similar to INTo mode 2. Each of these interrupts has its own enable flag, in addition to the master enable flag IEF1. The INT1E bit (bit 0) in interrupt enable register 0 serves to enable INT1, and the INT2E bit (bit 1) in the same register serves to enable $\overline{\text{INT2}}$. Enable flags for the internal interrupts except TRAP are found in the corresponding control registers; in addition, enable bits are found in interrupt enable registers 0 and 1. See figure 3-32 for the circuit representations for INT1, INT2, and the internal interrupts except TRAP.

The high order byte of a 16-bit interrupt vector is indicated by the interrupt vector register (I). The low order byte is indicated by the 8-bit interrupt vector low register (IL). The six low order bits (bits 5-0) of the IL register are set to a fixed code depending on the source of the interrupt (see table 3-9). The two high order bits (IL7-6) can be set by an instruction. Thus, the vector table containing the starting addresses of the interrupt processing routines can be located on any 64-byte boundary in the 64 kbyte logical address space by loading the appropriate value into the I register (using an "LD I, A" instruction) and the IL register (using an OUT instruction).




Figure 3-32. Circuit of INT1, INT2, and Internal Interrupts Except TRAP

Table 3-9. Interrupt Sources and Vectors

Interrupt Source	Priori	ity	ty IL			Fixed code*					
			b7	b6	b5	b4	b3	b ₂	b1	bo	
ĪNT1	Highe	st	*	*	0	0	0	0	0	0	
ĪNT2	A		*	*	0	0	0	0	1	0	
MSCI RXRDY			*	*	0	0	0	1	0	0	
MSCI TXRDY			*	*	0	0	0	1	1	0	
MSCI RXINT			*	*	0	0	1	0	0	0	
MSCI TXINT			*	*	0	0	1	0	1	0	
ASCI/CSIO RXRDY			*	*	0	0	1	1	0	0	
ASCI/CSIO TXRDY			*	*	0	0	1	1	1	0	
ASCI/CSIO RXINT			*	*	0	1	0	0	0	0	
ASCI/CSIO TXINT			*	*	0	1	0	0	1	0	
DMAC channel 0 (DMIA0)			*	*	0	1	0	1	0	0	
DMAC channel 0 (DMIB0)			*	*	0	1	0	1	1	0	
DMAC channel 1 (DMIA1)			*	*	0	1	1	0_	0	0	
DMAC channel 1 (DMIB1)			*	*	0	1	1	0	1	0	
Timer channel 0 (TOIRQ)			*	*	0	1	1_	1	0	0	
Timer channel 1 (T1IRQ)			*	*	0	1	1	1	1	0	
(Reserved)			*	*	1	0	0	0	0	0	
			*	*	1	0	0	0	1	0	
			*	*	1	0	0	1	0	0	
			*	*	1	0	0	1	1	0	
·			*	*	1	0	1	0	0	0	
			本	*	1	0	1	0	1	0	
			*	*	1	0	1	1	0	0	
,			*	*	1	0	1	1	1	0	
			*	*	1	1	0	0	0	0	
			*	*	1	1	0	0	1	0	
			*	*	1	1	0	1	0_	0	
			*	*	1	1	0	1	1	0	
			*	*	1	1.	1	0	0_	0	
			*	*	1	1	1	0	1	0	
*	\		*	*	1	1	1	1	0	0	
(Reserved)	Lowes	st	*	*	1	1	1	1	1	0	

*: Programmable

^{*} Bit 0 of fixed codes is always 0.

Figure 3-33 shows how an interrupt vector (from the I and IL registers) is used to generate the starting address of an interrupt processing routine.




Figure 3-33. Start Address Generation for INT1, INT2, and Internal Interrupts Except TRAP

A reset initializes interrupt enable registers 0 and 1 to 0s, disables INT1, INT2, and internal interrupts except TRAP, and resets bits 7 and 6 in the IL register to 0.

Figure 3-34 shows the timing for INT1, INT2, and internal interrupts except TRAP. INT1 or INT2 is sampled at the falling edge of the second state prior to the end of the last machine cycle. The sampled INT1 or INT2 is accepted when it is low.




Figure 3-34. Timing for INT1, INT2, and Internal Interrupts Except TRAP

3.6.7 Initial Values of Flags and Registers Associated with Interrupts

Table 3-10 lists the initial values of the interrupt-associated flags and registers after a reset.

Table 3-10. Initial Values of Flags and Registers Associated with Interrupts

Flag/Register	Initial Value	Description
Interrupt enable flags	0	Interrupts except $\overline{\text{NMI}}$ and TRAP are disabled. They can
IEF1 and IEF2		be enabled by setting IEF1 and IEF2 to 1 using an EI
		instruction.
Interrupt vector	0	A vector address table is generated from 0000H to
register (I)		00FFH in the system memory, thus the vector table
		contends with reset start address 0000H, NMI restart
		address 0066H, and $\overline{\text{INT0}}$ mode 1 restart address 0038H.
		Appropriate values must be set at these addresses using
		an "LD I, A" instruction.
Interrupt vector low	Bits 7 and	Appropriate values must be set in these bits before
register (IL)	6 = 0	executing an EI instruction to set IEF1 and IEF2 (similar
		to the I register).
Interrupt control	All bits ex-	Bit $0 = 1$ enables $\overline{INT0}$.
register (ICR)	cept Bit 0	
	are cleared	
	to 0	
Interrupt status	All bits	The internal interrupt request status is reset.
registers 0 and 1	except the	
(ISR0-1)	INT2-1 bits	
	are cleared	
	to 0.	
Interrupt enable	00H	INT1, INT2, and Internal Interrupts Except TRAP are
registers 0 and 1		disabled. If necessary, the interrupt enable bit for each
(IER0-1)		interrupt source can be set to 1.

3.6.8 Control Signals for INTo, INT1, INT2, and Internal Interrupts Except TRAP

Control signals in the first machine cycle of an interrupt acknowledge cycle for $\overline{INT0}$ differ from those for $\overline{INT1}$, $\overline{INT2}$, and other internal interrupts (except TRAP) as follows.

 $\overline{\text{INT0}}$ interrupt: $\overline{\text{LIR}} = 0$, $\overline{\text{IOE}} = 0$, ST = 0 $\overline{\text{INT1}}$, $\overline{\text{INT2}}$, and internal interrupts except TRAP: $\overline{\text{LIR}} = 1$, $\overline{\text{IOE}} = 1$, ST = 0

3.7 Memory Management Unit (MMU)

3.7.1 Overview

The CPU contains a memory management unit (MMU). The MMU maps a 64 kbyte logical address space (16-bit addresses) into a 1 Mbyte physical address space (20-bit addresses).

The MMU functions only for CPU memory accesses and not for I/O accesses, DMA cycles, or refresh cycles.

Table 3-11 lists the registers in the MMU.

Table 3-11. MMU Registers

			Initial Value*	
Register Name	Symbol	I/O address	$MSB \leftrightarrow LSB$	Read/Write
MMU common/bank area register	CBAR	0003H	11110000	R/W
MMU common base register	CBR	0001H	00000000	R/W
MMU bank base register	BBR	0002H	00000000	R/W

^{* &}quot;Initial value" means a value after a hardware reset.

Figure 3-35 shows a block diagram of the MMU.





Figure 3-35. MMU Block Diagram

3.7.2 MMU Registers

The MMU has three registers. The common/bank area register (CBAR) is used to specify the lower address limits for common area 1 and the bank area. The common base register (CBR) is used to translate a logical address in common area 1 to a physical address. The bank base register (BBR) is used to translate a logical address in the bank area to a physical address.

MMU Common/Bank Area Register (CBAR): This register is used to specify the four high order bits of the lower address limit for common area 1 and for the bank area.



Only the four high order bits of the lower address limit can be specified in this register. The other 12 bits are fixed to 000H. As a result, these areas begin at 4 kbyte boundaries.

This register is set to 11110000 by a reset (the lower address limit for the bank area is 0000H and the lower address limit for common area 1 is F000H).

Note: When the lower address limits for common area 1 and the bank area are set, the upper address limits for the bank area and common area 0 are automatically determined (see figure 3-37).

MMU Common Base Register (CBR): This register is used to translate a logical address in common area 1 into a physical address. The register bit values are shifted 12 bits to the left and added to the logical address to generate a 20-bit physical address.

_	7	6	5	4	3	2	1	0
Bit Name	CB7	CB6	CB5	CB4	CB3	CB2	CB1	CB0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	RW	R/W
Initial Value	0	0	0	0	0	0	0	0

This register is set to 00000000 by a reset.

MMU Bank Base Register (BBR): This register is used to translate a logical address in the bank area to a physical address. The register bit values are shifted 12 bits to the left and added to the logical address to generate a 20-bit physical address.

	7	6	5	4	3	2	1	0
Bit Name	BB7	BB6	BB5	BB4	BB3	BB2	BB1	BBO
Read/Write	R/W	RW	R/W	RW	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0

This register is set to 00000000 by a reset.

3.7.3 MMU Operating Space

The MMU translates the logical addresses in programs into physical addresses. The role of the MMU in memory accesses, I/O accesses, in DMAC operations, and refresh cycles is explained below.

Memory Access by CPU: The MMU functions whenever the CPU accesses memory. It translates a 16-bit logical address into a 20-bit physical address in the following cases:

- · Instruction fetch
- Memory read/write by instruction
- · Interrupt vector address specification
- · Interrupt restart address specification

For the relationship between logical and physical addresses during memory accesses, see section 3.7.4 "MMU Operation."

I/O Access by CPU: The MMU does not function when the CPU accesses the I/O space. Figure 3-36 shows the relationship between physical and logical addresses.




Figure 3-36. Relationship Between Physical and Logical Addresses for I/O Accesses

As shown in the figure above, bits 15-0 of the 20-bit physical address correspond to the logical address, and bits 19-16 are 0000.

DMAC Operation or Refresh Cycle: The MMU is not used during DMAC operations or refresh cycles. The address value generated by the DMAC or refresh controller is output directly as the physical address.

3.7.4 MMU Operation

The logical address space consists of common areas 0 and 1, and a bank area (see figure 3-37). The contents of the common/bank area register (CBAR) specify the boundaries between these areas. These boundaries can be set at any 4 kbyte boundary in the logical address space.

The four high order bits (CA3-0) of the CBAR specify the four high order bits (A15 – A12) of the lower address limit of common area 1. The four low order bits (BA3-0) of the CBAR specify the four high order bits of the lower address limit of the bank area. For example, when the CA3-0 bits of the CBAR are set to 1101 (DH) and the BA3-0 bits are set to 0100 (4H), the lower address limit of common area 1 is D000H and the lower address limit of the bank area is 4000H. As a result, common area 1, the bank area, and common area 0 are defined as follows:

	Upper Address Limit	Lower Address Limit
Common area 1	FFFFH	D000H
Bank area	CFFFH *	4000H
Common area 0	3FFFH *	H0000

^{*} The upper address limits of the bank area and common area 0 are automatically determined by setting the lower address limits of common area 1 and the bank area.

The lower address limit of common area 1 must be greater than or equal to the lower address limit of the bank area. If this is violated, normal operation is not guaranteed.




Figure 3-37. Example of Logical Address Space Division

If the lower address limit of the bank area is set to 0H (reset condition), common area 0 has no size.

The following paragraphs explain how the logical address space is mapped into the physical address space. Figure 3-38 shows how physical addresses are generated. Figure 3-39 shows the relationship between the logical and physical spaces.

The MMU base registers are used to translate a logical address into a physical address. The four high order bits (LA12 – LA15) of the logical address are added to the 8-bit base register value to generate the eight high order bits (PA12 – PA19) of the physical address. The LA0 – LA11 values are used directly as the 12 low order physical address bits (PA0 – PA11).

The base register for common area 1 is the common base register (CBR). The base register for the bank area is the bank base register (BBR). For a common area 0, the base register is assumed to be fixed at 00H (i.e., the logical address equals the physical address).




Figure 3-38. Physical Address Generation




Figure 3-39. Relationship Between Logical and Physical Spaces


3.7.5 MMU and Reset

A reset sets the CBAR to 11110000 and the other registers (CBR and BBR) to 00000000. In this case, logical addresses equal physical addresses and act as if there were no MMU.

After a reset, instruction execution is always restarted at physical address 00000H (logical address 00000H).

3.7.6 MMU Operating Precautions

Setting Lower Address Limits: The three areas of the logical address space can be divided in various ways by setting their lower address limits:



Note: The areas are initialized by reset to the condition shown in ② above.

Lower address limits must meet the following condition:

Lower address limit of common area $1 \ge$ lower address limit of the bank area. If this is not met, normal operation is not guaranteed.

Setting MMU Registers: When data is loaded into an MMU register (CBAR, CBR, or BBR), it does not become valid until the first machine cycle after the end of the I/O write cycle.

If the area in which the program is stored is changed during program execution, the first instruction after the MMU register write will be fetched from the new physical address.

Section 4. Multiprotocol Serial Communications **Interface (MSCI)**

4.1 Overview

The multiprotocol serial communications interface (MSCI) supports three different operating modes: asynchronous, byte synchronous, and bit synchronous.

4.1.1 Functions

The MSCI includes the following functions:

- Program-selectable operating modes: asynchronous, byte synchronous, and bit synchronous
- Transmission codes NRZ, NRZI, Manchester, FMO and FM1 are supported. (Only NRZ code is supported in the asynchronous mode.)
- Full duplex communications, auto echo, and local loop back functions are available.
- Separate transmit and receive buffers are provided for each three stages.
- Modem control signals RTSM, CTSM and DCDM can be automatically controlled using the autoenable function.

RTSM (Request To Send):

General-purpose output/transmission request

CTSM (Clear To Send):

General-purpose input/transmit enable/transition-triggered interrupt

DCDM (Data Carrier Detect): General-purpose input/receive carrier detection/transition-triggered

interrupt

- Programmable on-chip baud rate generator for transmission and reception
- Clock is program-selectable from three sources: external clock input, on-chip baud rate generator output and internal ADPLL (Advanced Digital PLL) output.
- Noise suppression function for receive clock and receive data
- Data transmission rate of 7.1 Mbps for a 10 MHz system clock
- Four internal interrupt signals: RXRDY, TXRDY, RXINT, and TXINT

Functions of the MSCI in the synchronous, byte synchronous, and bit synchronous operation modes can be summarized as follows:

- (1) Asynchronous mode
- Full duplex mode supported

- Programmable character length (5-8 bits/character) is specified for transmission and reception
- Programmable parity (odd, even, or no parity)
- Programmable stop bit length (1, 1.5, or 2 bits)
- Programmable clock rate for transmission and reception (input clock frequency \times 1/1, 1/16, 1/32, or 1/64)
- Detection of parity, overrun, and framing errors
- · Transmission and reception breaks
- Multiprocessor (MP) bit transmission and reception
- (2) Byte synchronous mode
- 8-bit character length
- Mono-sync, bi-sync, and external synchronous modes supported
- CRC code generation and check. Initial value (all 0s or 1s) is selectable for either CRC-16 or CRC-CCITT generator polynomials
- · Automatic SYN character transmission, detection, and deletion
- CRC code transmission/no-transmission is program-selectable for transmission buffer underruns
- Transmission of SYN character or mark is program-selectable for the idle state
- · Detection of CRC, overrun, and underrun errors
- (3) Bit synchronous mode
- 8-bit character length
- HDLC and loop modes supported
- Information (I) field configured in bytes
- · Automatic zero insertion in transmit data and deletion from receive data
- Flag or mark transmission is program-selectable in idle state
- 8- or 16-bit address (A) field is selectable. Four address field check modes are program-selectable
- End-of-frame detection
- CRC code generation and detection

4.1.2 Configuration and Operation

Figure 4-1 shows a block diagram of the MSCI.

The MSCI has 21 internal registers that can be accessed by the user. These registers are used for specifying the operating mode and controlling transmission and reception operations.




Figure 4-1. MSCI Block Diagram

Receiver: Figure 4-2 shows a block diagram of the MSCI receiver.

The MSCI receiver has one 3-stage FIFO buffer, five 8-bit shift registers, and one delay register.

The receiver also has a 6-bit status buffer (FIFO)*1. This buffer retains status information, such as parity or framing errors, related to the received data.

Input data is received via the RXDM line and enters the MSCI internal circuitry after passing through a decoder. The data path inside the MSCI differs according to the operating mode (asynchronous, byte synchronous, or bit synchronous).

In the asynchronous mode, input data is checked for the parity/MP bit and for framing errors before being passed to receive shift register 4. The data is then sent to the receive buffer as each character is received*2. The CPU or DMAC can read the receive buffer data via the internal data bus.

In the byte synchronous mode, input data enters receive shift register 1 before branching toward both receive shift register 2 and receive shift register 4.

The data received by receive shift register 2 is used to detect SYN character(s). The data received by receive shift register 4 is transmitted to the receive buffer. And the received data is transmitted to the receive CRC calculator via the receive delay register and the receive CRC shift register.

Output from the CRC calculator is sent to the MSCI status register 2 (MST2). The CPU or DMAC can read the received data and status via the internal data bus.

In the bit synchronous mode, the input data enters receive shift register 1, which deletes 0s, and detects flags, abort status, and idle status. The data then branches toward receive shift register 2 and toward the receive CRC calculator. Output from the CRC calculator is passed to MST2, as in the case of the byte synchronous mode. Its contents are also sent to the MSCI frame status register (MFST) at the completion of frame reception. Therefore, the MFST always holds the status of the most recently received frame.

- *1 MSCI status register 2 (MST2) is located at the top of the status buffer (FIFO) and interfaces with the internal data bus. For details, see section 4.2.11 "MSCI Status Register 2."
- *2 The MSCI TX/RX buffer register (MTRB) is located at the top of the receive buffer and interfaces with the internal data bus. For details, see section 4.2.21 "MSCI TX/RX Buffer Register."

As for the data sent to receive shift register 2, the secondary station address is detected. The data is then sent via receive shift register 3 to receive shift register 4 and the receive buffer. The CPU or DMAC can read the received data and status via the internal data bus. If CRC calculation is disabled (the CRCCC bit of the MSCI mode register 0 is 0), the received data is sent directly from receive shift register 1 to receive shift register 4. The secondary station address is detected in the same way.




Figure 4-2. Block Diagram of the MSCI Receiver

Transmitter: Figure 4-3 shows a block diagram of the MSCI transmitter.

The MSCI transmitter has a 3-stage FIFO buffer, a transmit shift register, and a TX pattern register. It also has a CRC calculator similar to that of the receiver.

Output data is written via the internal data bus to the transmit buffer by the CPU or DMAC. Information necessary to assemble frames in the associated communications mode is appended to the output data in the transmit shift register. The data is then output to the TXDM line after passing through the encoder.

See sections 4.2.1 "MSCI Mode Register 0," 4.2.2 "MSCI Mode Register 1," 4.2.4 "MSCI Control Register," 4.2.18 "MSCI Synchronous/Address Register 0" and 4.2.19 "MSCI Synchronous/Address Register 1" for details about specifying parity, stop bit length, and break transmission in the asynchronous mode. These sections also contain information about specifying SYN characters, aborts, flags, and details about CRC calculation in the byte and bit synchronous modes.




Figure 4-3. Block Diagram of the MSCI Transmitter

4.1.3 Registers

Table 4-1 lists the MSCI registers.

Table 4-1. MSCI Registers

			Initial Value*1	
Register Name	Symbol	I/O Address	MSB⇔LSB	Read/Write*2
MSCI mode register 0	MMD0	002BH	00000000	R/W
MSCI mode register 1	MMD1	002CH	00000000	R/W
MSCI mode register 2	MMD2	002DH	00000000	R/W
MSCI control register	MCTL	002EH	0000001	R/W
MSCI RX clock source register	MRXS	0033H	00000000	R/W
MSCI TX clock source register	MTXS	0034H	00000000	R/W
MSCI time constant register	MTMC	0032H	0000001	R/W
MSCI command register	MCMD	002AH		W
MSCI status register 0	MST0	0021H	00000000	R
MSCI status register 1	MST1	0022H	00000000	R/W
MSCI status register 2	MST2	0023H	00000000	R/W
MSCI status register 3	MST3	0024H	0000XX*300	R
MSCI frame status register	MFST	0025H	00000000	R/W
MSCI interrupt enable register 0	MIE0	0026H	00000000	R/W
MSCI interrupt enable register 1	MIE1	0027H	00000000	R/W
MSCI interrupt enable register 2	MIE2	0028H	00000000	R/W
MSCI frame interrupt enable	MFIE	0029H	00000000	R/W
mscI synchronous/address register 0	MSA0	002FH	11111111	R/W
MSCI synchronous/address register 1	MSA1	0030H	11111111	R/W
MSCI idle pattern register	MIDL	0031H	11111111	R/W
MSCI TX/RX buffer register	MTRB	0020H	XXXXXXXX	R/W*4
				X: Undefined

^{*1} Value after a hardware reset or a reset command

^{*2} Writing in the same bit might mean other function respectively according to the operating mode (asynchronous, byte synchronous, or bit synchronous). For details, see the explanation of registers from section 4.2.1.

^{*3} Bits 3 and 2 in the MSCI status register 3 read the CTSM and DCDM line levels.

^{*4} The MSCI TX/RX buffer register functions as a character receive buffer during read operations and as a character transmit buffer during write operations.

4.2 Registers

The MSCI has 21 registers which are used to select the operating mode (asynchronous, byte synchronous, or bit synchronous), control the transmitter and receiver, and control the ADPLL and baud rate generator. CPU I/O instructions are used for accessing these registers.


When changing the operating mode, these registers must be initialized by a channel reset command.

4.2.1 MSCI Mode Register 0 (MMD0)

This register is used to specify the operating mode (asynchronous, byte synchronous, or bit synchronous), set the auto-enable function, specify the expression for calculating the CRC, and specify the stop bit length for the asynchronous mode.

MSCI mode register 0 is reset under either of the following conditions:

· Hardware reset, or channel reset command



^{*1} Reserved. These bits always read 0 and should be set to 0.

^{*2} Reserved. If these settings are selected, correct operation is not guaranteed.

^{*3} X indicates any value (0 or 1).

Bits 7-5: PRTCL2-0 (protocol mode)

These bits specify the transmission protocol (transmission control procedure). Before changing the bit settings, these bits must be initialized by a channel reset command. If these bits are changed during operation, normal operation is not guaranteed.

PRTCL2	PRTCL1	PRTCL0	Function
0	0	0	Specifies asynchronous mode
0	0	1	Specifies byte synchronous (mono-sync) mode
0	1	0	Specifies byte synchronous (bi-sync) mode
0	1	1	Specifies byte synchronous (external synchronous) mode
1	0	0	Specifies bit synchronous HDLC mode
1	0	1	Specifies bit synchronous loop mode
1	1	0	Reserved
1	1	1	

Bit 4: AUTO (auto-enable)

This bit controls the modem control signals (\overline{CTSM} , \overline{DCDM} and \overline{RTSM}).

• Asynchronous/Byte/Bit synchronous mode

AUTO	Function
0	CTSM and DCDM are used as general-purpose inputs, and RTSM is used as a
	general-purpose output.
	CTSM, DCDM, and RTSM have no effect on MSCI transmission or reception.
1	Sets the auto-enable function. The \overline{CTSM} , \overline{DCDM} , and \overline{RTSM} lines can be used
	as modem control signals for such as an RS-232C interface.
	For example, the CTSM input can be used to control transmission operations.
	When the CTSM input goes high, the transmitter sends the data in the transmit
	shift register*1 in the asynchronous mode, and then enters the idle state (maintains
	the TXDM line at high level). After this, no data is transferred from the transmit
	buffer to the transmit shift register.
	The \overline{DCDM} input can be used to control reception operations. When \overline{DCDM} is
	high, reception is prevented. If DCDM goes high during character assembly*2, the
	data being assembled is lost. However, the data in the receive buffer remains
	intact.
	The RTSM output is held at low level during transmission in the asynchronous
	mode. When not transmitting (TX disabled or in the idle state), the $\overline{\text{RTSM}}$ line
	outputs the value of the \overline{RTS} bit in the MCTL.

^{*1} The transmitter transmits one frame in the byte or bit synchronous mode.

Figures 4-4 (a) and (b) show the timing for modem control signal $\overline{\text{RTSM}}$. The $\overline{\text{RTSM}}$ output during data write to the transmit buffer (MTRB) is provided on the falling edge of the T3 state. The $\overline{\text{RTSM}}$ output is set to high level one clock cycle after the TXDM line has been set to mark after data transmission.

^{*2} Character assembly implies sampling of received data and assembly of a character in the receive shift register.




Figure 4-4. (a) Modem Control Signal Timing (auto-enable, 5 bits/character, no parity and 1/1 clock mode)




Figure 4-4. (b) Modem Control Signal Timing

Bit 3: Reserved

This bit always reads 0 and should be set to 0.

Bit 2: CRCCC (CRC calculation code)

This bit specifies CRC code generation/detection in the byte synchronous or bit synchronous mode.

· Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Byte synchronous/Bit synchronous mode

CRCCC	Function			
0	CRC code generation/detection is not performed.			
1	In the byte or bit synchronous mode, CRC calculation for transmission and			
	reception is performed. Results of the CRC calculation for transmission are			
	output as CRC code whereas results of the CRC calculation for reception are			
	indicated by the CRCE bit in MST2.			
	In the bit synchronous mode, FCS (CRC) are deleted without being transferred to			
	the receive buffer.			

Bits 1-0: STOP1-0/CRC1-0 (Stop bit length/CRC calculation expression and initial value)

These bits specify the stop bit length in the asynchronous mode and the CRC calculation expression in the bit and byte synchronous mode.

· Asynchronous mode

STOP1	STOP0	Function
0	0	Stop bit length is 1
0	1	Stop bit length is 1.5
1	0	Stop bit length is 2
1	1	Reserved

When settings of these bits are changed, the newly specified stop bit length takes effect from the character currently transmitted.

• Byte synchronous mode, bit synchronous mode

CRC1	Function
0	CRC-16 $(X^{16} + X^{15} + X^2 + 1)$ is used for CRC calculations in the transmitter and receiver.
1	CRC-CCITT $(X^{16} + X^{12} + X^5 + 1)$ is used for CRC calculations in the transmitter and receiver.

CRC0	Function
0	Sets the CRC calculator reset value to all 0s.
1	Sets the CRC calculator reset value to all 1s.

4.2.2 MSCI Mode Register 1 (MMD1)

This register is used to specify the relationship between the transmit/receive data and transmit/receive clock, the transmit/receive character length, the parity/MP bit in the asynchronous mode, and the method for checking the address field in the bit synchronous mode.

The MSCI mode register 1 is reset under either of the following conditions:

· Hardware reset, or channel reset command

	7	6	5	4	3	2	1	0	
Async	BRATE1	BRATE0	TXCHR1	TXCHR0	RXCHR1	RXCHR	PMPM1	РМРМО	
Byte Sync	_*1	-*1	_*1	_*1	* 1	-*1	-*1	-*1	
Bit Sync	ADDRS1	ADDRS0							
Read/Write	RW	RW	RW	R/W	RW	RW	R/W	R/W	
Initial Value	0	0	0	0	0	0	0	0	_
00: 1/1 c 01: 1/16 10: 1/32 11: 1/64 Address I • Bit sync 00: Addr 01: Singl	clock rate clock rate clock rate Field Chec chronous r ess field n e address e address	ode 00 01 10 11 11 12 14 node	ansmit Ch ingth Asynchror : 8 bits/c : 7 bits/c : 6 bits/c	Receiv Length 00: 8 01: 7 10: 6	ve Charact	mode cter cter cter	0: Even check	onous mo rity/MP b t appende ommand) parity app ked arity app	ode oit

^{*1} Reserved. These bits always read 0 and should be set to 0.

Bits 7-6: BRATE1-0/ADDRS1-0 (Bit rate/Address field check)

These bits specify the relationships between the bit rate and the transmit/receive clock in the asynchronous mode and the method for checking the address field in bit synchronous mode. These bits are used for both transmission and reception.

• Asynchronous mode

For details, see section 4.3.1 "Asynchronous Mode."

BRATE1	BRATE0	Bit Rate
0	0	1/1 clock rate
0	1	1/16 clock rate
1	0	1/32 clock rate
1	1	1/64 clock rate

^{*2} This is a 4-bit address in bit synchronous loop mode. For details, see "Address Field Check" in section 4.3.3. "Bit Synchronous Mode" and 4.3.4 "Bit Synchronous Loop Mode."

• Byte synchronous mode

Reserved. These bits always read 0 and should be set to 0.

• Bit synchronous mode

For details, see "Address Field Check" in section 4.3.3 "Bit Synchronous Mode."

ADDRS1	ADDRS0	Function		
0	0	Skips the address field check		
0	1	Sets single address 1	2	
1	0	Sets single address 2 *1		ν.
1	1	Sets dual address		

^{*1} This specifies the 4-bit address mode in the bit synchronous loop mode. For details, see "Address Field Check" in section 4.3.4 "Bit Synchronous Loop Mode."

Bits 5-4: TXCHR1-0 (Transmit character length)

These bits specify the character length of the transmit data in the asynchronous mode. When these bits are changed during operation, the new character length applies to the next transmit character.

• Asynchronous mode

TXCHR1	TXCHR0	Transmit Character Length
0	0	8 bits/character
0	1	7 bits/character
1	0	6 bits/character
1	1	5 bits/character

[•] Byte synchronous/Bit synchronous mode

Reserved. These bits always read 0 and should be set to 0.

Bits 3-2: RXCHR1-0 (Receive character length)

These bits specify the character length of receive data in the asynchronous mode. When these bits are changed during operation, the new character length applies to the next receive character.

· Asynchronous mode

RXCHR1	RXCHR0	Receive Character Length
0	0	8 bits/character
0	1	7 bits/character
1	0	6 bits/character
1	1	5 bits/character

[•] Byte synchronous/Bit synchronous mode

Reserved. These bits always read 0 and should be set to 0.

Bits 1-0: PMPM1-0 (Parity/Multiprocessor mode)

These bits specify whether or not to use the parity check and multiprocessor (MP) mode in the asynchronous mode. When these bits are changed during operation, the new settings apply to the next transmit/receive character.

· Asynchronous mode

For details, see "Parity/MP Bit" in section 4.3.1 "Asynchronous Mode."

PMPM1	PMPM0	Function
0	0	Parity/MP bit not appended; parity check not performed
0	1	Specifies appending an MP bit (MP bit value is specified by command)*1
1	0	Specifies even parity and parity check performed
1	1	Specifies odd parity and parity check performed

^{*1} See section 4.2.8 "MSCI Command Register."

• Byte synchronous/Bit synchronous mode


Reserved. These bits always read 0 and should be set to 0.

4.2.3 MSCI Mode Register 2 (MMD2)

This register is used to specify the transmission code type, the ratio of the advanced digital phase locked loop (ADPLL) operating clock to the bit rate, and the connection path between the transmit/receive data and the TXDM/RXDM lines.

MSCI mode register 2 is reset under the following conditions:

· Hardware or channel reset command



^{*1} Reserved. These bits always read 0 and should be set to 0.

^{*2} If these settings are selected, normal operation is not guaranteed.

Bit 7: NRZFM (NRZ or FM Select)

This bit specifies the transmission code type (NRZ or FM) and is used in conjunction with CODE1-0 bits (see below). It specifies decode and encode types of MSCI. In the asynchronous mode only the NRZ type is available.

· Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Byte synchronous/Bit synchronous mode

NRZFM	Function
0	Specifies NRZ transmission code type
1	Specifies FM transmission code type

Bits 6-5: CODE1-0 (Transmission code type)

These bits are used in conjunction with the NRZFM bit (above) to specify the signal decoding and encoding type. In the asynchronous mode only the NRZ type is available.

· Asynchronous mode

Reserved. These bits always read 0 and should be set to 0.

• Byte synchronous/Bit synchronous mode

	CODE1	CODE0	Function
NRZ	0	0	Specifies NRZ transmission code type
	0	1	Specifies NRZI transmission code type
	1	0	Reserved
	1	1	
FM	0	0	Specifies Manchester transmission code type
	0	1	Specifies FM1 transmission code type
	1	0	Specifies FM0 transmission code type
	1	1	Reserved
		NRZ 0 0 1 1	NRZ 0 0 0 0 1 1 1 1 1

Bits 4-3: DRATE1-0 (ADPLL operating clock/bit rate)

These bits specify the ratio of the ADPLL operating clock frequency to the bit rate in the byte or bit synchronous mode.

• Asynchronous mode

Reserved. These bits always read 0 and should be set to 0.

• Byte synchronous/Bit synchronous mode

DRATE1	DRATE0	Function		
0	0	ADPLL operating clock frequency = bit rate × 8		
0	1	ADPLL operating clock frequency = bit rate × 16		
1	0	ADPLL operating clock frequency = bit rate \times 32		
1	1	Reserved		

Bits 1-0: CNCT1-0 (Channel connection)

CNCT1	CNCT0	Function		
0	0	Specifies full duplex communications (normal operation).		
0	1	Specifies auto-echo.		
		In this mode, input data, via the RXDM line, is directly output to the		
		TXDM line. This mode allows data reception, but not data transmis-		
		sion.		
		The TXCM line echoes the RXCM line input.		
1	0	Reserved		
1	1	Specifies local loop-back mode.		
		In this mode, the transmit shift register output is internally connected		
		to the receive shift register input to directly receive the transmit data.		
		Independent of the above operation, the TXDM line echoes the		
		RXDM line input and the TXCM line echoes the RXCM line input.		


4.2.4 MSCI Control Register (MCTL)

This register is used to specify the relationship between the TXRDY bit and the transmit buffer status, the transmit operation upon underrun, an output pattern for the idle state in byte and bit synchronous modes, a break send for the asynchronous mode, a SYN character transfer from the data field to the receive buffer, and the RTSM line output level.

The MSCI control register is reset under the following conditions:

· Hardware reset, or channel reset command

The BRK bit (bit 3) is also cleared by a TX reset command.



^{*1} Reserved. These bits always read 0 and should be set to 0.

^{*2} This bit is valid only in bit synchronous loop mode.

Bit 7: TXRDYC (TX ready state control)

This bit specifies the transmit buffer state which will set the TXRDY bit of MSCI status register 0 to 1.

• Asynchronous/Byte synchronous/Bit synchronous mode

TXRDYC	Function
0	The TXRDY bit goes to 1 when the transmit buffer is empty.
1	The TXRDY bit goes to 1 when the transmit buffer is not full.
	Use this setting for DMA transfer.

Bit 6: Reserved. This bit always reads 0 and should be set to 0.

Bit 5: UDRNC (Underrun state control)

This bit specifies the transmit operation to be executed when the underrun state is entered in the byte or bit synchronous mode.

· Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Byte synchronous mode

UDRNC	Function
0	Enters the idle state immediately in the underrun state.
1	Enters the idle state after CRC code transmission in the underrun state.

• Bit synchronous mode

UDRNC	Function
0	Enters the idle state after aborting transmission in the underrun state.
1	Enters the idle state after FCS (CRC code) and flag transmission in the underrun
	state.

Bit 4: IDLC (Idle state control)

This bit specifies the TXDM line output when the idle state is entered in the byte or bit synchronous mode.

· Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Byte synchronous mode and bit synchronous mode

IDLC	Function
0	Sets the TXDM line to the high level (mark) in the idle state.
1	Repeatedly transmits the 8-bit idle pattern in the MSCI idle pattern register
	(MIDL) in the idle state.

Bit 3: BRK (Send break)

This bit specifies whether or not to transmit a break in the asynchronous mode.

· Asynchronous mode

BRK	Function		
0	Transmits no break (normal operation)		
1	Transmits a break		
	When this bit is set to 1, the TXDM line goes to low level (space) beginning from		
	the next transmit clock falling edge. To transmit a break, this state must continue		
	for two or more character cycles.		

The BRK bit is cleared to 0 by a TX reset command.

For details on transmitting breaks, see "Break Transmission and Detection" in section 4.3.1 "Asynchronous Mode."

• Byte/Bit synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

Bit 2: SYNCLD (SYN character load enable)

This bit specifies whether or not to transfer the SYN character (in the data field) to the receive buffer in the byte synchronous mode. See section 4.3.2 "Byte Synchronous Mode."

In this case, the SYN character specified by the MSCI sync/address register 0 is valid.

· Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Byte synchronous mode

SYNCLD	Function
0	Does not transfer the SYN character in the data field to the receive buffer, but deletes it.
1	Transfers the SYN character in the data field to the receive buffer.

• Bit synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

Bit 1: GOP (Go active on poll)

This bit specifies whether or not to send transmit buffer data when a GA pattern is received in bit synchronous loop mode. For information about the GA pattern, see section 4.3.4 "Bit Synchronous Loop Mode."

• Asynchronous/Byte synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Bit synchronous loop mode

GOP	Function
0	Does not send transmit buffer data when a GA pattern is received.
1	Sends transmit buffer data when a GA pattern is received.

Bit 0: RTS (Request to send)

This bit specifies the RTSM line output level.

• Asynchronous/Byte synchronous/Bit synchronous mode

RTS	Function
0	The RTSM line level goes low.
1	The RTSM line level goes high.


When auto-enable has been selected (AUTO bit of the MMD0 register is 1) in the asynchronous mode, the \overline{RTSM} line goes low in the transmit operation, regardless of the \overline{RTS} bit setting.

4.2.5 MSCI RX Clock Source Register (MRXS)

This register is used to specify the receive clock and the baud rate of the baud rate generator (BRG) in the receiver.

The MSCI RX clock source register is reset under the following conditions:

· Hardware reset, or channel reset command



^{*1} Reserved. This bit always read 0 and should be set to 0.

^{*2} Reserved. When these settings are selected, normal operation is not guaranteed.

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bits 6-4: RXCS2-0 (Receive clock source)

These bits specify the receive clock source.

• Asynchronous/Byte synchronous/Bit synchronous mode

RXCS2	RXCS1	RXCS0	Function	
0	0	0	Specifies the RXCM input as the receive clock. The noise	
			suppressor does not function for the receive clock and receive	
``			data.	
0	1	0	Specifies the RXCM input as the receive clock. The noise	
			suppressor of the ADPLL functions for both the receive clock and	
			receive data.	
1	0	0	Specifies the internal BRG as the receive clock. The receive clock	
			generated by the BRG is output from the RXCM line.	
1	1	0	Specifies the clock extracted by the ADPLL as the receive clock.	
			The BRG output is used as the ADPLL operating clock. At this	
			time, the receive data noise is suppressed. The receive clock	
			extracted by the ADPLL is output from the RXCM line.	
1	1	1	Specifies the clock extracted by the ADPLL as the receive clock.	
			The RXCM input line is used as the ADPLL operating clock.	
			Receive data noise is suppressed.	
Others			Reserved	

Bits 3-0: RXBR (Receiver baud rate)

These bits, used in conjunction with the MSCI time constant register (MTMC) setting, specify the baud rate (when baud rate generation is used in the receiver). For details, see section 4.6 "Baud Rate Generator."

• Asynchronous/Byte synchronous/Bit synchronous mode

RXBR3	RXBR2	RXBR1	RXBR0	Division ratio
0	0	0	0	1/1
0	0	0	1	1/2
0	0	1	0	1/4
0	0	1	1	1/8
0	1	0	0	1/16
0	1	0	1	1/32
0	1	1	0	1/64
0	1	1	1	1/128
1	0	0	0	1/256
1	0	0	1	1/512
1	0	1	0	
	:			Reserved
1	1	1	1	

4.2.6 MSCI TX Clock Source Register (MTXS)

This register is used to specify the transmit clock source and the baud rate in the transmitter BRG.

The MSCI TX clock source register is reset under the following conditions:

• Hardware reset, or channel reset command

	7	6	5	4	3	2	1	0
Async	-*1	TXCS2	TXCS1	TXCS0	TXBR3	TXBR2	TXBR1	TXBR0
Byte Sync					~			
Bit Sync								
Read/Write	-	R/W	R/W	R/W	R/W	RW	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0
Transmit Clock Source 000: TXCM line input 100: Internal baud rate generator (BRG) output 110: Receiver clock Others: Reserved*2 Others: Reserved*2 Others: Reserved*2 Transmit Baud Rate • Clock division ratio 0000: 1/1 0001: 1/2 0010: 1/4 0011: 1/8 0100: 1/16 0101: 1/32 0110: 1/64 0111: 1/128 1000: 1/256 1001: 1/512 Others: Reserved*2						ratio		

^{*1} Reserved. This bit always reads 0 and should be set to 0.

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bits 6-4: TXCS2-0 (Transmit clock source)

These bits are used to specify the transmit clock source.

^{*2} Reserved. When these settings are selected, normal operation is not guaranteed.

• Asynchronous/Byte synchronous/Bit synchronous mode

TXCS2	TXCS1	TXCS0	Function
0	0	0	Specifies the TXCM input as the transmit clock.
1	0	0	Specifies the internal BRG output as the transmit clock. The
			transmit clock generated by the BRG is output from the TXCM
			line.
1	1	0	Specifies the receive clock as the transmit clock. Use this
			specification in the following cases:
			When using the clock extracted by the ADPLL as the transmit
			clock
			 When using the receive clock as the transmit clock in bit
			synchronous loop mode
Others			Reserved

Bits 3-0: TXBR (Transmit baud rate)

These bits are used in conjunction with the time constant register (MTMC) to specify the baud rate (when the baud rate generator is used in the transmitter). For details, see section 4.6 "Baud Rate Generator."

• Asynchronous/Byte synchronous/Bit synchronous mode

TXBR3	TXBR2	TXBR1	TXBR0	Division Ratio	
0	0	0	0	1/1	
0	0	0	1	1/2	
0	0	1	0	1/4	
0	0	1	1	1/8	
0	1	0	0	1/16	
0	1	0	1	1/32	
0	1	1	0	1/64	
0	1	1 .	1	1/128	
1	0	0	0	1/256	
1	0	0	1	1/512	
1	0	1	0_		
	:			Reserved	
1	1	1	1		

4.2.7 MSCI Time Constant Register (MTMC)

This register is used to specify a value (1-256) to be loaded to the reload timer in the internal band rate generator (BRG). For details, see section 4.6 "MSCI Band Rate Generator."

The MSCI time constant register is reset under the following conditions:

· Hardware reset, or channel reset command

	7	6	5	4	3	2	1	0
Async	TMC7	TMC6	TMC5	TMC4	ТМСЗ	TMC2	TMC1	ТМС0
Byte Sync								
Bit Sync								
Read/Write	RW	R/W	RW	R/W	RW	RW	RW	RW
Initial Value	0	0	0	0	0	0	0	1
				1				

Value loaded to the reload timer (1 - 256)

Bits 7-0: TMC 7-0 (time constant)

• Asynchronous/Byte synchronous/Bit synchronous mode

These bits specify the value (1-256) to be loaded to the reload timer of the internal baud rate generator. If zero is specified, the value is assumed to be 256. These bits are used in combination with the TXBR3-0 bits of the MSCI TX clock source register (MTXS) and the RXBR3-0 bits of the RX clock source register (MRXS) to determine the BRG output frequency for transmission and reception.

The generated clock frequency can be calculated by the following expression:

4.2.8 MSCI Command Register (MCMD)

This register is used to specify the command for MSCI transmission/reception control. The register is a write-only register and always reads 00H.

	7	6	5	4	3	2	1	0
Async								
Byte Sync	~*1	_*1	CMD5	CMD4	CMD3	CMD2	CMD1	CMD0
Bit Sync								
Read/Write	_	_	w	w	w	W	w	w
Initial Value	_	-	-			_	-	-
					Comr	nand		

 Transmit Commands 000001: TX reset 000010: TX enable

001001: TX buffer clear

[Others: Reserved*2]

Receive Commands

010001: RX reset 010010: RX enable

· Other Commands

100001: Channel reset 110001: Enter search mode

000000: No operation

calculation

*1 Reserved. These bits always read 0 and should be set to 0.

*2 When these reserved values are specified, normal operation is not guaranteed.

Bits 7-6: Reserved. These bits always read 0 and should be set to 0.

Bits 5-0: CMD 5-0 (Command)

• Asynchronous/Byte synchronous/Bit synchronous mode

Transmit, receive, and other commands are specified in bits 5-0. Tables 4-2 to 4-4 summarize these command settings and functions.

Table 4-2. Transmit Commands

Command Name (set value)	Function
TX reset (01H)	Immediately places the transmitter in the TX disable state (the trans-
	mit line goes to mark).
	The transmit buffer is cleared, the transmit status in the MSCI status
	register 3-0 (MST 3-0) is reset, and the BRK bit of the MCTL is reset.
	Other registers are not affected.
TX enable (02H)	Places the transmitter in the idle state when the transmitter is in the
	TX disable state. For auto-enable operation, see the explanation
	regarding the AUTO bit in section 4.2.1 "MSCI Mode Register 0 (MMD0)."
TX disable (03H)	The transmitter enters the TX disable state after sending the transmit
	buffer data in the asynchronous mode or after transmitting one frame
•	in byte or bit synchronous mode (the TXRDY bit of MSCI status reg-
	ister 0 immediately goes to 0.)
TX CRC initialization (04H)	Sets the transmitter CRC calculator to the initial value specified by
	the CRC0 bit of MMD0. After the command is issued, the CRC cal-
	culator is initialized when the first transmit character is transferred to
	the transmit shift register.
	Use this command in byte or bit synchronous mode.
TX CRC calculation	Excludes a specific character from the transmit CRC calculation.
exclusion (05H)	This command is valid only for the first character transferred to the
	transmit shift register after the command is issued. If the first charac-
	ter needs to be excluded, the command must be issued during trans-
	mission of the SYN character preceding the character to be
	excluded.*1
	Command operation is not guaranteed for modes other than byte
	synchronous.
End-of-message (06H)	Specifies the first transmit character transferred to the transmit
	buffer after the command is issued as the last character of the frame.
	The transmitter sends the character that specifies the end of a mes-
	sage. It then transmits the CRC code in byte synchronous mode
	or sequentially transmits the FCS (CRC code) and flag in bit
	synchronous mode.

^{*1} If SYN character transmission timing is not explicit, write a SYN character to the MSCI TX/RX buffer register before the first character, and then issue the command during the SYN character transmission.

Table 4-2. Transmit Commands (cont.)

Command Name (set value)	Function
Abort transmission (07H)	Immediately transmits an 8-bit abort pattern 11111111 and clears the
	transmit buffer.
	Use this command in the bit synchronous mode.
MP bit on (08H)	Sets the transmit data MP bit to 1, and then transmits a character.
	This command is valid only for the first character transferred to the
	transmit buffer after the command is issued.
	Operation of this command is not guaranteed in modes except
	asynchronous mode.
TX buffer clear (09H)	Clears the transmit buffer. The buffer contents are lost.
	Other registers are not affected.

(2) Receive commands

Table 4-3. Receive Commands

Command Name	
(set value)	Function
RX reset (11H)	Halts the receive shift register and places the receiver in the RX dis-
	able state.
	The receive buffer is cleared and the receive status values stored in
	the MSCI status registers 3-0 (MST 3-0) are reset. Other registers are
	not affected.
RX enable (12H)	Places the receiver into the start bit search state in the asynchronous
	mode, the SYN1 wait state in byte synchronous mode, and the flag
	wait state in bit synchronous mode.
	If the receiver is in the enable state, this command is invalid.
	For operation in the auto-enable, see the explanation regarding the
	AUTO bit in section 4.2.1 "MSCI Mode Register 0 (MMD0)."
RX disable (13H)	Halts the receive shift register and places the receiver in the RX dis-
	able state. The receive shift register contents are lost, but the receive
	buffers are not affected.

Table 4-3. Receive Commands (cont.)

Co	mm	an	d	N	am	e

(set value)	Function
RX CRC initialization (14H)	Sets the receiver CRC calculator to the initial value specified by
	the CRC0 bit of MMD0. After issuing this command the CRC
•	calculator is initialized when the first receive character is trans-
	ferred to the receive shift register.
	Use this command in byte and bit synchronous modes.
Message reject (15H)	In byte synchronous mode, the receiver re-establishes character
	synchronization immediately after this command is issued.
	In bit synchronous mode, this command prevents the current data
	frame from being transferred to the receive buffer. Data transfer
	to the receive buffer resumes beginning with the next frame.
Search MP bit (16H)	Prevents the receive character with MP bit = 0 from being loaded
	into the receive buffer. This command remains valid until a char-
	acter with MP bit = 1 is received.
	If necessary, re-issue this command after receiving a character
	with MP bit $= 1$.
	This command is valid only in asynchronous mode.
RX CRC calculation exclusion	Excludes a specific character from the receiver CRC
(17H)	calculation.
	This command must be issued within 8 bit cycles after the charac-
	ter to be excluded from the CRC calculation enters the receive
	buffer.
	Command operation is not guaranteed in modes other than byte
	synchronous.
Forcing RX CRC calculation (18H)	Forcibly starts CRC calculation using the 8-bit data in the receive
	delay register.
	In byte synchronous mode, issue this command after the second
	byte of the CRC code has entered the receive buffer. This allows
	CRC calculation to be completed even when the receive clock is
	halted after CRC code reception.
	CRC error status is valid 15 system clock cycles after issuing this
	command and it remains valid until the next data enters the receive
	buffer.

(3) Other commands

Table 4-4. Other Commands

Command	Name
---------	------


(set value)	Function
Channel reset (21H)	Resets all registers to their initial values and places the receiver in
	the disable state (the receive buffer is cleared).
Enter search mode (31H)	Places the ADPLL in the search mode. For FM code transmission,
	synchronization between the extracted receive clock and receive
	data can be established in a single operation (in this case, the SRCH
	bit of MSCI status register 1 goes to 1).
	For details, see section 4.5 "ADPLL"
No Operation (00H)	The transmitter and receiver continue the current operation.

4.2.9 MSCI Status Register 0 (MST0)

This register is used to indicate the status of interrupts (TXINT and RXINT) and transmit/receive buffer. When a bit (except bits 5-2) goes to 1, an interrupt is generated (if enabled).

MSCI status register 0 (MST0) is reset under the following conditions:

- · Hardware reset, or channel reset command
- · System stop mode



^{*} Reserved. These bits always read 0.

Bit 7: TXINT (TXINT interrupt)

This bit indicates whether or not the TXINT internal interrupt has been set. The TXINT interrupt is enabled when this bit and the TXINTE bit of MIE0 are both 1.

• Asynchronous/Byte synchronous/Bit synchronous mode

TXINT	Function
0	Indicates that a TXINT interrupt has not occurred.
1	Indicates that a TXINT interrupt has occurred.
	That is, the TXINT bit is set under the following conditions:
	(1) The UDRNE bit is set to 1 and an underrun error has occurred, or
	(2) The IDLE bit is set to 1 and the idle state is entered, or
	(3) The CCTSE bit is set to 1 and the $\overline{\text{CTSM}}$ line level is changed.
	This bit is set to 1 under the following conditions:
	TXINT = UDRN•UDRNE + IDL•IDLE + CCTS • CCTSE
	(UDRN, IDL, CCTS: Bits 7, 6, and 3 of MSCI status register 1
	UDRNE, IDLE, CCTSE: Bits 7, 6, and 3 of MSCI interrupt enable register 1)

Bit 6: RXINT (RXINT interrupt)

This bit indicates whether or not the internal RXINT interrupt has been set. Internal RXINT interrupt is enabled when this bit and the RXINTE bit of MIEO are both equal to 1.

• Asynchronous/Byte synchronous/Bit synchronous mode

RXINT	Function
0	Indicates that an RXINT interrupt has not occurred.
1	Indicates that an RXINT interrupt has occurred.
	The RXINT bit is set under the following conditions:
	(1) The SYNCDE/FLGDE bit is set and a SYN character or flag has been
	detected, or
	(2) The CDCDE bit is set and the \overline{DCDM} line level is changed, or
	(3) The BRKDE/ABTDE/GAPDE bit is set and a break start/abort or GA pattern is
	detected, or
	(4) The BRKEE/IDLDE bit is set and a break end or idle start is detected, or
	(5) The EOME bit is set and the receive frame ends, or

- (6) The PMPE/SHRTE bit is set, and parity/MP bit is set or a short frame is detected, or
- (7) The PEE/ABTE bit is set and a parity error or abort frame is detected, or
- (8) The FRMEE/RBITE bit is set and a framing error or residue bit frame is detected, or
- (9) The OVRNE bit is set and an overrun error is detected, or
- (10) The CRCEE bit is set and a CRC error is detected, or
- (11) The EOMFE bit is set, the receive frame has ended, and the last character has been read from the receive buffer.

This bit is set to 1 under the following conditions:

RXINT = (SYNCD/FLGD)•(SYNCDE/FLGDE)+CDCD•CDCDE+(BRKD/ABTD/GAPD)•(BRKDE/ABTDE/GAPDE)+(BRKE/IDLD)•(BRKEE/IDLDE)+EOM•
EOME+ (PMP/SHRT)•(PMPE/SHRTE)+(PE/ABT)•(PEE/ABTE)+(FRME/RBIT)•
(FRMEE/RBITE)+OVRN•OVRNE+CRCE•CRCEE+EOMF•EOMFE
SYNCD/FLGD, CDCD, BRKD/ABTD/GAPD, BRKE/IDLD: Bits 4, 2, 1 and 0 of MSCI status register 1

EOM, PMP/SHRT, PE/ABT, FRME/RBIT, OVRN, CRCE: Bits 7-2 of MSCI status register 2

EOMF: Bit 7 of MSCI frame status register

SYNCDE/FLGDE, CDCDE, BRKDE/ABTDE/GAPDE, BRKEE/IDLDE: Bits 4, 2,

1 and 0 of MSCI interrupt enable register 1

EOME, PMPE/SHRTE, PEE/ABTE, FRMEE/RBITE, OVRNE, CRCEE: Bits 7-2 of

MSCI interrupt enable register 2

EOMFE: Bit 7 of MSCI frame interrupt enable register

Bits 5-2: Reserved. These bits always read 0.

Bit 1: TXRDY (TX ready)

This bit indicates the transmit buffer status.

When the transmitter is enabled and the transmit buffer is empty (TXRDYC bit = 0)/non-full (TXRDYC = 1), the TXRDY bit is set. Otherwise, the TXRDY bit is cleared. This means that the transmit buffer can be written only while the TXRDY bit is 1.

When the TXRDY bit and the TXRDYE bit of the MSCI interrupt enable register 0 are both set to 1, a TXRDY interrupt request is issued to the CPU. Also, when the TXRDY bit is set, a DMA request is issued to the on-chip DMAC. For details, see section 4.8.1 "Serial Data Transfer by the CPU and Internal DMAC."

• Asynchronous/Byte synchronous/Bit synchronous mode

TXRDY	Function
0	This bit is cleared to 0 when the transmit buffer is full in the TX enable state. It is
	also cleared when the TX disable state is entered or when an underrun error is gener-
	ated.
1	This bit is set when the transmit buffer is empty or not full in TX enable state. The
	set condition is specified by the TXRDYC bit of MSCI control register.

Bit 0: RXRDY (RX ready)

This bit indicates the receive buffer status.

This bit is set to 1 when receive data remains in the receive buffer, regardless of the RX enable or RX disable status.

A RXRDY interrupt request is issued to the CPU when the RXRDY bit and RXRDYE bit of the MSCI interrupt enable register 0 are both set to 1. A DMA request is issued to the on-chip DMAC when the RXRDY bit is set to 1. For details, see section 4.8.1 "Serial Data Transfer by the CPU and DMAC."

• Asynchronous/Byte synchronous/Bit synchronous mode

RXRDY	Function	
0	Indicates that all receive data has been read from the receive buffer.	
1	Indicates that receive data remains in the receive buffer.	

4.2.10 MSCI Status Register 1 (MST1)


This register is used to specify information such as the start/stop break sequence in the asynchronous mode, underrun errors and the SYN pattern in the byte synchronous mode, underrun errors, flags, aborts, the start of GA patterns and idle sequences in the bit synchronous mode, transmitter idle status, and $\overline{\text{CTSM}}$ and $\overline{\text{DCDM}}$ input level changes.

The bits of MST1 are reset under the following conditions:

- Bits 7, 4, 3, 2, 1 and 0 are reset by writing 1 to them.
- A TX reset command resets bits 7, 6, and 3.
- An RX reset command resets bits 4, 2, 1, and 0.
- A channel reset command or the system stop mode resets all bits.

The IDL bit is cleared by writing data to the transmit buffer.

When any bit is set in this register, a CPU interrupt is generated (if enabled).



^{*1} Reserved. These bits always read 0. These bits may be set to 0 or 1.

^{*2} This bit can be accessed only in bit synchronous loop mode.

Bit 7: UDRN (Underrun error)

This bit indicates an underrun error in byte and bit synchronous modes. (In the asynchronous mode, underrun errors do not occur.) This bit is cleared by writing 1 to this bit position.

· Asynchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Byte/Bit synchronous mode

UDRN	Function
0	Indicates that an underrun error has not occurred.
1	Indicates that an underrun error has occurred.

Bit 6: IDL (Transmitter idle status)

This bit indicates whether or not the MSCI transmitter is in the idle state. This bit is cleared by writing the transmit data to the transmit buffer.

• Asynchronous/Byte synchronous/Bit synchronous mode

IDL	Function
0	Indicates that the transmitter is not in the idle state.
1	Indicates that the transmitter is in the idle state.

Bit 5: Reserved. This bit always reads 0 and can be set to 0 or 1.

Bit 4: SYNCD/FLGD (SYN pattern detection/flag detection)

This bit indicates whether or not synchronization has been established in byte or bit synchronous mode. This bit is cleared by writing 1 to this bit position.

· Asynchronous mode

Reserved. This bit always reads 1 and can be set to 0 or 1.

• Byte synchronous mode

SYNCD	Function
0	Indicates that synchronization has not been established.
1	Indicates that synchronization has been established (SYN pattern detection in mono-
	sync or bi-sync mode; or by the SYNC line in the external synchronous mode).

• Bit synchronous mode

FLGD	Function
0	Indicates that synchronization has not been established.
1	Indicates that synchronization has been established (flag pattern detection).

Bit 3: CCTS (CTSM line level change)

This bit indicates whether or not the $\overline{\text{CTSM}}$ line level has changed. This bit is cleared by writing 1 to this bit position.

• Asynchronous/Byte synchronous/Bit synchronous mode

CCTS	Function
0	Indicates that the CTSM line level has not changed.
1	Indicates that the CTSM line level has changed.

Bit 2: CDCD (DCDM line level change)

This bit indicates whether or not the \overline{DCDM} line level has changed. This bit is cleared by writing 1 to this bit position.

• Asynchronous/Byte synchronous/Bit synchronous mode

CDCD	Function
0	Indicates that the DCDM line input level has not changed.
1	Indicates that the DCDM line input level has changed.

Bit 1: BRKD/ABTD/GAPD

(Break detection/abort detection/GA pattern detection)

This bit signals the start of a break sequence (a space state) in the asynchronous mode, the detection of an abort in the bit synchronous HDLC mode, and the detection of a GA pattern in the bit synchronous loop mode. This bit is cleared by writing 1 to this bit position.

• Asynchronous mode

BRKD	Function
0	Indicates that the start of a break has not been detected.
1	Indicates that the start of a break has been detected.

• Byte synchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Bit synchronous mode

ABTD/

GAPD	Function
0	Indicates that neither an abort nor a GA pattern have been detected.
1	Indicates that an abort has been detected in the bit synchronous HDLC mode or
	that a GA pattern has been detected in the bit synchronous loop mode.

Bit 0: BRKE/IDLD (Break end/idle start detection)

This bit signals the end of a break in the asynchronous mode and the start of an idle state in the bit synchronous mode. The bit is cleared by writing 1 to this bit position.

· Asynchronous mode

BRKE	Function
0	Indicates that the end of a break has not been detected.
1	Indicates that the end of a break has been detected.

• Byte synchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Bit synchronous mode

IDLD	Function
0	Indicates that the start of an idle state has not been detected.
1	Indicates that the start of an idle state has been detected.

4.2.11 MSCI Status Register 2 (MST2)


This register is used to indicate status information such as parity/MP bit value, parity error detection and framing error detection in the asynchronous mode, CRC error detection in the byte synchronous mode, the detection of a receive frame end, short frame, abort stop frame, residue bit frame, and CRC error in the bit synchronous mode, as well as overrun errors.

This register is at the top of the 3-stage status FIFO that corresponds to the receive buffer (see figure 4-2). Once a bit is set, it will not be reset by a status FIFO change. For the CRCE bit clear conditions, see Bit 2: CRCE in this section. The PMP bit is updated when the next receive character is ready to be read.

The bits in MST2 are reset under the following conditions:

- When 1 is written to a bit position, the bit is reset
- An RX or channel reset command resets all bits
- All bits are reset in the system stop mode
- All bits in this register are reset when data is transferred to the MSCI frame status register (MFST)
 (See section 4.2.13 "MSCI Frame Status Register.")

When any bit in this register is set, an interrupt is generated to the CPU (if enabled).



^{*} Reserved. These bits always read 0 and can be set to 0 or 1.

Bit 7: EOM (End of receive frame)

This bit signals the end of a receive frame in the bit synchronous mode. The bit is cleared by writing 1 to this bit position.

• Asynchronous/Byte synchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

· Bit synchronous mode

This bit signals the end of the receive frame. When the CRCCC bit in the MSCI mode register 0 (MMD0) is 1, the EOM bit is set to 1 by the last character in the I field of the receive frame. When the CRCCC bit in MMD0 is 0, the EOM bit is set to 1 by the last character of FCS. Also, when the receive frame end status indicates either a short frame, residue bit frame or abort, the EOM bit is set.

EOM	Function
0	Indicates that the receive frame has not ended.
1	Indicates that the receive frame has ended.

Bit 6: PMP/SHRT (Parity/MP bit/short frame)

This bit is used to select parity/MP bit value in asynchronous mode, and short frame detection in bit synchronous mode. This bit is cleared by writing 1 to this bit position.

· Asynchronous mode

This bit indicates the status of the parity bit, MP bit or receive character MSB under the following conditions:

Parity bit status: When MMD0 register PMPM1-0 = 10 or 11

MP bit status: When PMPM1-0 = 01

Receive character MSB status: When PMPM1-0 = 00

The PMP bit is updated when the next receive character is available to be read.

PMP	Function
0	The parity bit, MP bit or receive character MSB is 0.
1	The parity bit, MP bit or receive character MSB is 1.

• Byte synchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Bit synchronous mode

The SHRT bit indicates a short frame detection under the following conditions:

While the CRCCC bit of the MMD0 register is 1, this bit is set to 1 corresponding to the last character in the I field when the receive frame is short and a part of the data is sent to the receive buffer. While the CRCCC bit is 0, this bit is set to 1 by the last character of FCS.

However, even if a short frame is detected, this bit is not set until data is sent to the receive buffer.

When the SHRT bit is set, the EOM bit is also set.

SHRT	Function
0	Indicates that a short frame has not been detected.
1	Indicates that a short frame has been detected and that data has been sent to the
	receive buffer.

For details, see "Short frame detection" in section 4.3.3 "Bit Synchronous Mode."

Bit 5: PE/ABT (Parity error/abort end frame)

This bit indicates detection of a parity error in the asynchronous mode or an abort end frame in the bit synchronous mode.

This bit is cleared by writing 1 to this bit position.

· Asynchronous mode

PE	Function
0	Indicates no parity error
1	Indicates a parity error

Once this bit is set, it can be cleared to 0 by resetting the receiver or by writing 1 to this bit position.

• Byte synchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Bit synchronous mode

The ABT bit indicates the abort end frame detection.

This bit is set by the character preceding the abort sequence when the receive frame ends with an abort. When this bit is set, the EOM bit is also set. See "Supplementary Explanation" below.

ABT	Function
0	Indicates that an abort end frame has not been detected.
1	Indicates that the receive frame has ended with an abort sequence.

Bit 4: FRME/RBIT (Framing error/residue bit frame)

This bit indicates the framing error status in the asynchronous mode, and the presence or absence of residue bits in the bit synchronous mode. This bit is cleared by writing 1 to this bit position.

· Asynchronous mode

FRME	Function
0	Indicates no framing error.
1	Indicates a framing error.

Once this bit is set, it can be cleared to 0 by resetting the receiver or by writing 1 to this bit position.

• Byte synchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Bit synchronous mode

The RBIT bit indicates residue bit frame detection.

When the CRCCC bit of the MMD0 register is set to 1, this bit is set to 1 by the residue bit of the last character in the receive frame I field. When the CRCCC bit of the MMD0 is 0, the RBIT bit is set to 1 by the residue bit of the last character of FCS.

When this bit is set, the EOM bit is also set. See "Supplementary Explanation" below.

RBIT	Function
0	Indicates a residue bit frame has not been detected.
1	Indicates a residue bit frame has been detected.

Bit 3: OVRN (Overrun error)

This bit indicates the overrun generated. This bit is cleared by writing 1 to this bit position. In the asynchronous and byte synchronous modes this bit is not cleared until 1 is written to the bit position or the receiver is reset. In the bit synchronous mode, all of the bits of this register are reset when the status data is loaded to the MSCI frame status register (MFST).

• Asynchronous/Byte/Bit synchronous modes

OVRN	Function
0	Indicates that no overrun has occurred.
1	Indicates that an overrun has occurred.

Bit 2: CRCE (CRC error)

This bit indicates a CRC error in the byte/bit synchronous mode.

· Asynchronous mode

Reserved. This bit always reads 0 and can be set to 0 or 1.

• Byte/Bit synchronous mode

This bit indicates a CRC error. When the CRCCC bit of MMD0 is 1, this bit is set when a CRC error occurs.

When the CRCCC bit is 0, this bit is not set.

This bit is cleared to 0 when 1 is written to this bit position or when the CRC calculation result is normal. The CRCE bit is the only bit in MST2 which changes as a result of changes in the status FIFO. For the timing of this bit, see "Error Checking CRC errors" in sections 4.3.2 "Byte Synchronous Mode" and 4.3.3 "Bit Synchronous Mode."

CRCE	Function
0	Indicates that a CRC error has not occurred.
1	Indicates that a CRC error has occurred.

Bits 1-0: Reserved. These bits always read 0 and can be set to 0 or 1.

Supplementary explanation

• Operation when receiving a residue bit frame

Figure 4-5 shows how a residue bit frame is received. The residue bit frame data is transferred from the receive shift register to the receive buffer, and the residue bit frame status is set in the status FIFO.




Figure 4-5. Residue Bit Frame Reception Operation

- Residue bit data is transferred from the receive shift register to the receive buffer. At this time, all other data is undefined.
- ② The EOM and RBIT bits of the status FIFO are set to 1.
- ③ If enabled, an interrupt is generated when the residue bit data becomes available to be read. However, because receive status is normally read from the MSCI frame status register (MFST) in the bit synchronous mode, the residue bit interrupt should be disabled.

• Abort end frame reception operation

Figure 4-6 shows the operation when receiving an abort end frame. Abort end frame data is transferred from the receive shift register to the receive buffer and the abort end frame status is set in the status FIFO.




Figure 4-6. Abort End Frame Reception Operation

- ① Part of the aborted data (data 3 in figure 4-6) is transferred from the receive shift register to the receive buffer. The bits other than this data are undefined.
- ② The EOM and ABT bits of the status FIFO are set to 1.
- An interrupt is generated (if enabled) when the last data in the frame becomes available to be read. However, because receive status is normally read from the MSCI frame status register (MFST) in the bit synchronous mode, the abort end frame interrupt should be disabled.

• Checking receive error

The receive error status is set in MST2. The occurrence of receive errors can be determined by reading this register as follows:

INO A, (23H)

If the Z flag is 1 after executing the AND instruction, no error has occurred. If the Z flag is 0, it indicates an error.

Where 23H is the low-order byte of the MST2 I/O address and the mask pattern (MSK) is 111111100.


4.2.12 MSCI Status Register 3 (MST3)

This register indicates the MSCI data transmit status in the bit synchronous mode, whether or not the ADPLL is in the search mode in the byte and bit synchronous modes, the $\overline{\text{CTSM}}$ and $\overline{\text{DCDM}}$ line levels, and MSCI transmitter/receiver status (enable or disable). The register is a read-only register.

The bits of the MST3 are reset under the following conditions:

- A TX reset command resets bits 5, 3, and 1
- An RX reset command resets bits 2 and 0
- Hardware or a channel reset command resets all bits of the register
- All bits of the register are reset in system stop mode

The bits in this register do not generate interrupts.



1: DCDM high level

^{*1} Reserved. These bits always read 0.

^{*2} X: Undefined

Bits 7-6: Reserved. These bits always read 0.

Bit 5: SLOOP (Sending on loop)

This bit indicates MSCI data transmission in the bit synchronous mode. It is cleared to 0 when the MSCI is not transmitting data. The bit is read-only, and writing to it has no effect.

• Asynchronous/Byte synchronous mode

Reserved. This bit always reads 0.

• Bit synchronous mode

SLOOP	Function
0	The MSCI is not transmitting data.
1	The MSCI is transmitting data.

Bit 4: SRCH (Search mode)

This bit indicates whether or not the ADPLL is in the search mode. This bit is valid for transmission using FM coding in the byte or bit synchronous mode. This is a read-only bit and writing to it has no effect. It is set by an enter search mode command and cleared to 0 when the ADPLL detects a level change in the receive data.

Asynchronous mode

Reserved. This bit always reads 0.

• Byte/Bit synchronous mode

SRCH	Function
0	The ADPLL is not in the search mode.
1	The ADPLL is in the search mode.

Bit 3: CTS (CTSM input line status)

This bit indicates the CTSM line level. This is a read-only bit, and writing to it has no effect.

• Asynchronous/Byte synchronous/Bit synchronous mode

CTS	Function
0	The CTSM input line is low.
1	The CTSM input line is high.

Bit 2: DCD (DCDM input line status)

This bit indicates the \overline{DCDM} line level. This bit is read only, and writing to it has no effect.

• Asynchronous/Byte synchronous/Bit synchronous mode

DCD	Function
0	The DCDM input line is low.
1	The \overline{DCDM} input line is high.

Bit 1: TXENBL (TX enable)

This bit indicates whether or not the transmitter is in the enable or disable state. Transmit enable/disable selection is performed by command. This bit is read only, and writing to it has no effect.

• Asynchronous/Byte synchronous/Bit synchronous mode

TXENBL	Function
0	The transmitter is disabled.
1	The transmitter is enabled.

Bit 0: RXENBL (RX enable)

This bit indicates whether or not the MSCI receiver is in the enable or disable state. Receive enable/disable selection is performed by command. This bit is read only, and writing to it has no effect.

RXENBL	Function
0	The receiver is disabled.
1	The receiver is enabled.

4.2.13 MSCI Frame Status Register (MFST)

This register stores the status of the last frame received in the bit synchronous mode.

The bits in the MSCI frame status register are reset under the following conditions:

- When a 1 is written to a particular bit position, that bit is reset.
- An RX or channel reset command resets all bits of the register.
- All bits of the register are reset when the system stop mode is entered.

When the EOMF bit is set, a CPU interrupt is generated (if enabled). The other bits do not generate interrupts.

Async -*	_*
	i i
Bit Sync EOMF SHRTF ABTF RBITF OVRNF CRCEF	ļ
Read/Write R/W R/W R/W R/W R/W	
Initial Value 0 0 0 0 0	0 0

Frame status at receive completion

When data with EOM bit = 1 (last character of the frame) is read from the receive buffer, bits 7-2 of the MST2 associated with the character are set. Then, all of the bits in MST2 are cleared. See figure 4-7.

^{*} Reserved. These bits always read 0 and can be set to 0 or 1.





Figure 4-7. MSCI Frame Status Register

A frame end interrupt will occur when status data is read into the MFST. After this interrupt has occurred, the status of the received frame can be read from the MFST register.

This method is used for CPU data transfer. In this case, residue bit frame interrupts, abort end frame interrupts, and CRC error interrupts must be disabled.

4.2.14 MSCI Interrupt Enable Register 0 (MIE0)

This register enables or disables interrupts TXINT, RXINT, TXRDY and RXRDY. Interrupt requests are issued to the CPU when both the MST0 register bits and the corresponding bits in this register are set. For details on interrupts, see section 4.7 "Internal Interrupts."



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: TXINTE (TXINT interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

TXINTE	Function
0	Disables interrupts set by the TXINT bit in MST0.
1	Enables interrupts set by the TXINT bit in MST0; a TXINT interrupt request is issued
	to the CPU when the TXINT bit in MST0 is set to 1.

Bit 6: RXINTE (RXINT interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

RXINTE	Function
0	Disables interrupts set by the RXINT bit in MST0.
1	Enables interrupts set by the RXINT bit in MST0; an RXINT interrupt request is
	issued to the CPU when the RXINT bit in MST0 is set to 1.

Bit 1: TXRDYE (TXRDY interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

TXRDYE	Function
0	Disables interrupts set by the TXRDY bit in MST0.
1	Enables interrupts set by the TXRDY bit in MSTO; a TXRDY interrupt request is
	issued to the CPU when the TXRDY bit in MST0 is set to 1.

Bit 0: RXRDYE (RXRDY interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

RXRDYE	Function
0	Disables interrupts set by the RXRDY bit in MST0.
1	Enables interrupts set by the RXRDY bit in MST0; an RXRDY interrupt request is
	issued to CPU when the RXRDY bit in MST0 is set to 1.

Figure 4-8 shows the relationship between the interrupt enable bit and status bit.





Figure 4-8. Interrupt Conditions

An interrupt request is issued only when both the status bit and the interrupt enable bit are 1. This same rule is applicable to MSCI interrupt enable registers 0-2 (MIE0-2), the MSCI frame interrupt enable register (MFIE), MSCI status registers 0-2 (MST0-2), and the MSCI frame status register (MFST).

4.2.15 MSCI Interrupt Enable Register 1 (MIE1)

This register specifies enable/disable of interrupts when the status bits in MSCI status register 1 (MST1) are set. For details on interrupts, see section 4.7 "Internal Interrupts."



Bit 7: UDRNE (UDRN interrupt enable)

Asynchronous mode

• Byte/Bit synchronous mode

UDRNE	Function
0	Disables interrupts set by the UDRN bit in MST1.
1	Enables interrupts set by the UDRN bit in MST1. (The TXINT bit in MST0 is set
	when the UDRN and UDRNE bits are both 1.)

Bit 6: IDLE (IDL interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

IDLE	Function
0	Disables interrupts set by the IDL bit in MST1.
1	Enables interrupts set by the IDL bit in MST1. (The TXINT bit in MST0 is set when
	the IDL and IDLE bits are both 1.)

Bit 5: Reserved. This bit always reads 0 and should be set to 0.

Bit 4: SYNCDE/FLGDE (SYNCD/FLGD interrupt enable)

• Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.

• Byte/Bit synchronous mode

SYNCDE /FLGDE	Function
0	Disables interrupts set by the SYNCD/FLGD bit in MST1.
1	Enables interrupts set by the SYNCD/FLGD bit in MST1. (The RXINT bit in MST0
	is set when the SYNCD/FLGD and SYNCDE/FLGDE bits are both 1.)

Bit 3: CCTSE (CCTS interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

CCTSE	Function
0	Disables interrupts set by the CCTS bit in MST1.
1 Enables interrupts set by the CCTS bit in MST1. (The TXINT	Enables interrupts set by the CCTS bit in MST1. (The TXINT bit in MST0 is set
	when the CCTS and CCTSE bits are both 1.)

Bit 2: CDCDE (CDCD interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

CDCDE	Function
0	Disables interrupts set by the CDCD bit in MST1.
1	Enables interrupts set by the CDCD bit in MST1. (The RXINT bit in MST0 is set
	when the CDCD and CDCDE bits are both 1.)

Bit 1: BRKDE/ABTDE/GAPDE (BRKD/ABTD/GAPD interrupt enable)

• Asynchronous/Bit synchronous mode

BRKDE/ ABTDE/ GAPDE	Function
0	Disables interrupts set by the BRKD/ABTD/GAPD bit in MST1.
1	Enables interrupts set by the BRKD/ABTD/GAPD bit in MST1. (The RXINT bit in
	MST0 is set when the BRKD/ABTD/GAPD and BRKDE/ABTDE/GAPDE bits are
	both 1.)

• Byte synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

Bit 0: BRKEE/IDLDE (BRKE/IDLD interrupt enable)


• Asynchronous/Bit synchronous mode

BRKEE /IDLDE	Function
0	Disables interrupts set by the BRKE/IDLD bit in MST1.
1	Enables interrupts set by the BRKE/IDLD bit in MST1. (The RXINT bit in MST0 is
	set when the BRKE/IDLD and BRKEE/IDLDE bits are both 1.)

[•] Byte synchronous mode

4.2.16 MSCI Interrupt Enable Register 2 (MIE2)

This register specifies enable/disable of interrupts when the status bits in MSCI status register 2 (MST2) are set. For details on interrupts, see section 4.7 "Internal Interrupts."



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: EOME (EOM interrupt enable)

· Asynchronous/Byte synchronous mode

• Bit synchronous mode

EOME	Function
0	Disables interrupts set by the EOM bit in MST2.
1	Enables interrupts set by the EOM bit in MST2. (The RXINT bit in MST0 is set
	when the EOM and EOME bits are both 1.)

Bit 6: PMPE/SHRTE (PMP/SHRT interrupt enable)

• Asynchronous/Bit synchronous mode

PMPE/ SHRTE	Function
0	Disables interrupts set by the PMP/SHRT bit in MST2.
1	Enables interrupts set by the PMP/SHRT bit in MST2. (The RXINT bit in MST0 is
	set when the PMP/SHRT and PMPE/SHRTE bits are both 1.)

[•] Byte synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

Bit 5: PEE/ABTE (PE/ABT interrupt enable)

• Asynchronous/Bit synchronous mode

PEE/ ABTE	Function
0	Disables interrupts set by the PE/ABT bit in MST2.
1	Enables interrupts set by the PE/ABT bit in MST2. (The RXINT bit in MST0 is set
	when the PE/ABT and PEE/ABTE bits are both 1.)

[•] Byte synchronous mode

Bit 4: FRMEE/RBITE (FRME/RBIT interrupt enable)

• Asynchronous/Bit synchronous mode

FRMEE/ RBITE	Function
0	Disables interrupts set by the FRME/RBIT bit in MST2.
1	Enables interrupts set by the FRME/RBIT bit in MST2. (The RXINT bit in MST0 is
	set when FRME/RBIT and FRMEE/RBITE bits are both 1.)

[•] Byte synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

Bit 3: OVRNE (OVRN interrupt enable)

• Asynchronous/Byte synchronous/Bit synchronous mode

OVRNE	Function
0	Disables interrupts set by the OVRN bit in MST2.
1	Enables interrupts set by the OVRN bit in MST2. (The RXINT bit in MST0 is set
	when the OVRN and OVRNE bits are both 1.)

Bit 2: CRCEE (CRCE interrupt enable)

• Asynchronous mode

Reserved. This bit always reads 0 and should be set to 0.


• Byte/Bit synchronous mode

CRCEE	Function
0	Disables interrupts set by the CRCE bit in MST2.
1	Enables interrupts set by the CRCE bit in MST2. (The RXINT bit in MST0 is set
	when the CRCE and CRCEE bits are both 1.)

Bits 1 and 0: Reserved. These bits always read 0 and should be set to 0.

4.2.17 MSCI Frame Interrupt Enable Register (MFIE)

This register specifies whether to enable or disable an interrupt when the EOMF bit in the MSCI frame status register (MFST) is set.



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: EOMFE (EOMF interrupt enable)

• Asynchronous/Byte synchronous mode

Reserved. This bit always reads 0 and should be set to 0.

· Bit synchronous mode

EOMFE	Function
0	Disables interrupts set by the EOMF bit in MFST.
1	Enables interrupts set by the EOMF bit in MFST. (The RXINT bit in MST0 is set
	when the EOMF and EOMFE bits are both 1.)

Bits 6-0: Reserved. These bits always read 0 and should be set to 0.

4.2.18 MSCI Synchronous/Address Register 0 (MSA0)

This register is used to specify the SYN character pattern for reception in the byte synchronous/monosync mode, the low order byte of the SYN character pattern for transmission and reception in the byte synchronous/bi-sync mode, and a secondary station address in bit synchronous mode. This register is not used in the asynchronous or external byte synchronous mode.

	7	6	5	4	3	2	1	0
Async *	-	-	-	-	-	-	_	_
Byte Sync								
Bit Sync	SA07	SA06	SA05	SA04	SA03	SA02	SA01	SA00
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	RW	RW
Initial Value	1	1	1	1	1	1	1	1
				T				

SYN Pattern for Reception/Address Field Check

· Byte synchronous mode

Mono-sync	SYN pattern for reception
Bi-sync	SYN pattern for transmission and reception (bits 7-0)
External-sync	Unused

· Bit synchronous mode

HDLC mode	Address field not checked	Unused				
	Single address 1	Bits 7-0 of the secondary station address				
	Single address 2	Unused				
	Dual address	Bits 7-0 of the secondary station address				
Loop mode	Address field not checked	Unused				
	Single address 1	Bits 7-0 of the secondary station address				
	4-bit address	Bits 7-4 of the secondary station address				
	Dual address	Bits 7–0 of the secondary station address				

^{*} This register is not used in the asynchronous mode.

Bits 7-0: SA07-0 (Synchronous/Address)

Asynchronous mode

This register is not used in asynchronous mode.

• Byte synchronous (mono- or bi-sync) mode

Specifies bits 7-0 of the SYN character pattern for reception in the mono-sync mode, and the eight lower bits (bits 7-0) of the SYN character pattern for transmission and reception in the bi-sync mode.

• Bit synchronous mode


Sets the following values according to the address field check selection in the HDLC and loop modes.

Address Field Check	Bits 7-0 of MSA0				
Address field not checked	Unused				
Single address 1	Bits 7-0 of the secondary station address				
Single address 2	Unused				
Dual address	Bits 7-0 of the secondary station address				
Address field not checked	Unused				
Single address 1	Bits 7-0 of the secondary station address				
4-bit address	Bits 7-4 of the secondary station address *				
Dual address	Bits 7-0 of the secondary station address				
	Address field not checked Single address 1 Single address 2 Dual address Address field not checked Single address 1 4-bit address				

^{*} Bits 3-0 of MSCI synchronous/address register 0 are unused in the 4-bit address mode of the bit synchronous loop mode.

4.2.19 MSCI Synchronous/Address Register 1 (MSA1)

This register is used to specify a SYN character pattern for transmission in the byte synchronous (mono-sync or external-sync) mode, a SYN character pattern for transmission and reception in the byte synchronous bi-sync mode, and a secondary station address in the bit synchronous mode. This register is not used in the asynchronous mode.



SYN Pattern for Transmission/Address Field Check

· Byte synchronous mode

Mono-sync	SYN pattern for transmission
Bi-sync	SYN pattern for transmission and reception (bits 15-8)
External-sync	SYN pattern for transmission

· Bit synchronous mode

HDLC mode	Address field not checked	Unused				
	Single address 1	Unused				
	Single address 2	Bits 15-8 of the secondary station address				
	Dual address	Bits 15-8 of the secondary station address				
Loop mode	Address field not checked	Unused				
	Single address 1	Unused				
	4-bit address	Unused				
	Dual address	Bits 15-8 of the secondary station address				

^{*} This register is not used in the asynchronous mode.

Bits 7-0: SA17-0 (Synchronous/Address)

Asynchronous mode

This register is not used in the asynchronous mode.

• Byte synchronous mode

Specifies bits 7-0 of the SYN character pattern for transmission in the byte synchronous (mono-sync or external-sync) mode, and the eight upper bits (bits 15-8) of the SYN character pattern in the byte synchronous (bi-sync) mode.

• Bit synchronous mode

Sets the following values according to the address field check selection in the HDLC and loop modes.

Mode	Address Field Check	Bits 7-0 of MSA1			
HDLC mode	Address field not checked	Unused			
	Single address 1	Unused			
	Single address 2	Bits 15-8 of the secondary station address			
	Dual address	Bits 15-8 of the secondary station address			
Loop mode	Address field not checked	Unused			
	Single address 1	Unused			
	4-bit address	Unused			
	Dual address	Bits 15-8 of the secondary station address			

4.2.20 MSCI Idle Pattern Register (MIDL)

This register is used to specify the idle pattern output by the transmitter when it is in the idle state.

	7	6	5	4	3	2	1	0
Async *	-	_	-	-	-	-	-	-
Byte Sync	IDI 7	IDL6	IDI E	101.4	IDI 0	IDL2	IDL1	IDI 0
Bit Sync	ync IDL7	IDL6	IDL5	IDL4	IDL3	IULZ	IDL	IDLo
Read/Write	R/W	RW	R/W	RW	R/W	R/W	R/W	R/W
Initial Value	1	1	1	1	1	1	1	1
					T			

^{*} This register is not used in the asynchronous mode.

Idle Pattern

Bits 7-0: IDL 7-0 (Idle pattern)

· Asynchronous mode


This register is not used in the asynchronous mode.

• Byte/Bit synchronous mode

If the IDLC bit of MCTL is 1, the idle pattern set in this register is output from the TXDM line during the idle state. When the IDLC bit is 0, the TXDM line is fixed at high level.

4.2.21 MSCI TX/RX Buffer Register (MTRB)

This register is located at the top of the 3-stage transmit/receive buffer and is connected directly to the internal data bus. Although the transmit and receive MTRBs are physically different, this register can be accessed both to read receive data and to write transmit data.



Value written to, or read from, the transmit/receive buffer

X: Undefined

Bits 7-0: TRB7-0 (TX/RX buffer)

• Asynchronous/Byte synchronous/Bit synchronous mode

A receive character in the receive buffer can be read by reading bits 7-0 of this register. These bit values are undefined when the RXRDY bit in MST0 is cleared to 0.

A transmit character can be written to the transmit buffer by writing bits 7-0 of this register. If data is written to the TRB 7-0 bits while the TXRDY bit of the MST0 register is cleared to 0, the write data and/or the data in the transmit buffer may be lost.

4.3 Operation

4.3.1 Asynchronous Mode

In the asynchronous mode, each character is synchronized by appending a start bit and stop bit(s) to the character before transmission. The transmission line is normally at high level (mark); a start bit, indicating the start of transmission, causes the line to go low (space).

Figure 4-9 shows the character format for the asynchronous mode. In this mode data is transmitted and received in units of characters which may be from 5 to 8 bits in length. When the character length is from 5 to 7 bits, each received character is extended to 8 bits by padding the higher order bit positions with 0s.

Data transmission begins with a start bit. The start bit is followed by the data, beginning with the least significant bit (LSB), that is, bit 0. The data may be optionally followed by a parity/MP bit. The data transmission ends with 1, 1.5, or 2 stop bits.

The PRTCL2-0 bits of MSCI mode register 0 (MMD0) specify the asynchronous mode. The TXCHR1-0 and RXCHR1-0 bits of MMD1 specify the bit length of characters, the STOP1-0 bits of MMD0 specify the length of the stop bit, and the PMPM1-0 bits of MMD1 specify the parity/MP bit setting. In the asynchronous mode, the coding type is only NRZ type. (For details, see section 4.2.1 "MSCI Mode Register 0" and section 4.2.2 "MSCI Mode Register 1."




Figure 4-9. Character Format for Asynchronous Mode

The transmit and receive bit rates can be independently selected (see figure 4-10) from among input clock frequency ratios of: 1/1, 1/16, 1/32, or 1/64. Since data sampling occurs at the rising edge of the clock, bit synchronization is necessary when 1/1 is selected (see figure 4-11).




Figure 4-10. Bit Rate Selection




Figure 4-11. Timing of Data Sampling (1/1 clock mode)

The BRATE1-0 bits in MMD1 are used to specify the bit rate.

The external clock or internal baud rate generator output can be program-selected to serve as the input/output clock. The ADPLL clock extraction function is not available in the asynchronous mode. The MSCI RX clock source register (MRXS) and MSCI TX clock source register (MTXS) are used to specify the clock.

For details see section 4.2.5 "MSCI RX Clock Source Register" and section 4.2.6 "MSCI TX Clock Source Register."

See section 4.6 "Baud Rate Generator" for details about the on-chip baud rate generator.

Transmission Operation: Figure 4-12 shows the state transition diagram for asynchronous mode transmission.

· Transmit disable state

The transmitter is placed in the transmit disable state by a hardware or a channel reset, transmit reset, or a transmit disable command.

In this state, the TXDM line remains at mark and the TXRDY bit in MSCI status register 0 (MST0) is cleared to 0.

· Idle state

The transmitter enters the idle state from the transmit disable state after a transmit enable command. The idle state maintains the TXDM line at mark while waiting for transmit data to be written to the transmit buffer. Once the transmit data is written, the transmitter enters the start bit transmit state.

· Start bit transmit state

The TXDM line remains at space for one bit cycle and then enters the character transmit state.

· Character transmit state

The transmitter sends the character contained in the transmit buffer beginning with the LSB.

• Parity/MP bit transmit state

The transmitter sends a parity or MP bit as specified by the PMPM1-0 bits of MMD1. For details, see "Parity/MP Bit" below.

· Stop bit transmit state

The transmitter sends a stop bit as specified by the STOP1-0 bits of MMD0, and then returns to the idle state.

· Break transmit state

The TXDM line remains at space. A break is transmitted when the BRK bit of the MSCI control register (MCTL) is set to 1. The break transmit state is maintained until it is reset (the BRK bit is cleared).

· Mark transmit for one bit cycle state

The TXDM line remains at mark for one bit cycle after the break transmit state is reset.




Figure 4-12. State Transition Diagram for Asynchronous Mode Transmission

Transmission starts when a transmit character is written into the transmit buffer in the idle state. The transmit line output changes at the falling edge of the transmit clock. In figures 4-13 (a) and (b) the character length is 8 bits, parity is used, and the stop bit length is 1 bit.

A stop bit length of 1, 1.5, or 2 can be specified in the 1/16, 1/32, or 1/64 clock mode. In the 1/1 clock mode, only a stop bit length 1 or 2 is available. If 1.5 is specified in this case, stop bit length is specified 1 or 2.




Figure 4-13. (a) Transmit Operation in 1/1 Clock Mode




Figure 4-13. (b) Transmit Operation in 1/16, 1/32, or 1/64 Clock Mode

Receive Operation: Figure 4-14 shows the state transition diagram for asynchronous mode reception.

· Receive disable state

The receiver is placed in the receive disable state by a hardware or channel reset, receive reset, or receive disable command. In this state, input from the RXDM line is ignored and no reception operation occurs. The contents of the receive shift register are lost, but the value of the receive buffer is not changed.

· Start bit search state

The receiver enters the start bit search state from the receive disable state after an receive enable command. In this state the receiver samples the RXDM line at the rising edge of each receive clock cycle until a space is detected.

· Start bit check state

When the receiver detects a space in the start bit search state, it enters the start bit check state. After detecting a space, the receiver waits for half a bit cycle and samples the RXDM line again to verify that it remains at space. If the line does not remain at space, the receiver returns to the start bit search state. If the line remains at space, the receiver enters the character assembly state. In the 1/1 clock mode, this state is skipped; the receiver enters the character assembly state directly.

· Character assembly state

The receiver samples the received data each bit cycle and assembles a character. Character assembling ends when the first stop bit is detected.

· Half-bit cycle wait state

If a framing error occurs after character assembling has completed, the receiver waits for half a bit cycle in order to skip the stop bit associated with the framing error. It then enters the start bit search state.

For details about framing errors, see "Error Checking."

· Break end wait state

If a break is detected after character assembling, the receiver enters the break end wait state. The RXDM line is sampled each clock cycle until it goes to mark.

For details about a break, see "Break Transmission and Detection."

Break end check state

When a mark is detected in the break end wait state, the receiver enters the break end check state. After detecting a mark, the receiver delays for half a bit cycle and again samples the RXDM line to verify that it remains at mark. If the line does not remain at mark, the receiver returns to the break end wait state. If the line remains at mark, the receiver enters the start bit search state. In the 1/1 clock mode, the break end check state is skipped and the receiver enters the start bit search state directly.




Figure 4-14. State Transition Diagram for Asynchronous Mode Reception

Figures 4-15 (a) and (b) show timing of sampling diagrams for receive data.

In these examples, the character length is 8 bits, parity is used, and the stop bit length is 1 bit.




Figure 4-15. (a) Receive Data Sampling Timing (1/1 Clock Mode)




Figure 4-15. (b) Receive Data Sampling Timing (1/16, 1/32, or 1/64 Clock Mode)

The receive operation starts when a receive enable command is issued.

In the 1/1 clock mode, the receiver searches for a start bit at the rising edge of each clock. If a space is detected, character assembling begins at the next clock rising edge.

Character assembling involves assembling a character by loading the bit sampled in each clock cycle into a receiver shift register, as shown in figure 4-16.

Data of the received character length, specified by the RXCHR1-0 bits of MMD1, is transferred to the receiver shift register, and then the parity/MP bit is sampled (if it exists). In the next clock cycle, the stop bit is sampled to complete the character assembly process. At this time, the receiver shift register value is loaded into the receive buffer.

One clock cycle after the completion of the character assembly process, the receiver resumes scanning for a start bit.




Figure 4-16. Character Assembly in the Receiver Shift Register

In the 1/16, 1/32, or 1/64 clock mode, start bit scanning involves sampling the input line at each clock rising edge. If a space is detected, the line level is checked again after a delay of half a bit cycle. If the line is still at space, character assembly will start after a delay of one bit cycle. If the transmission line is at mark, start bit scanning resumes because the previously detected space is assumed to have resulted from noise (see figures 4-17 (a) and (b)).




Figure 4-17. (a) Start Bit Sampling (normal start bit is detected)




Figure 4-17. (b) Start Bit Sampling (false start bit (noise) is detected)

In the character assembly process, data is sampled every other bit cycle. When the most significant bit (MSB) or the parity bit (if present) has been detected, the stop bit is checked after a delay of one bit cycle. If at this time the RXDM line is at mark (normal), start bit scanning resumes immediately. If the line is at space (framing error), start bit scanning resumes after a delay of half a bit cycle.

In the 1/16, 1/32, or 1/64 clock mode, the noise suppressor function operates for the sampling of the start, parity, and stop bits, and character.

The noise suppressor function operates by applying majority rule to the current value and the two previously clocked values (see figure 4-18).




Figure 4-18. Noise Suppressor Function

In the asynchronous mode, the receivable character length is from 8 to 5 bits. The RXCHR1-0 bits in MMD1 are used to specify the character length.

Figure 4-19 shows the receive data format. When the character length is from 7 to 5 bits, the higher order bits are padded with 0s.




Figure 4-19. Receive Character Format

Parity/MP Bit: The PMPM1-0 bits of the MMD1 are used to specify whether or not an even/odd parity bit or an MP bit are to be appended.

When even parity is selected, the transmitter counts the number of 1s in the transmit character and appends a 0 if the number is even or a 1 if the number is odd. Thus, the total number of 1s actually transmitted is even. The receiver checks whether or not the number of 1s in the received character and parity bits is even.

Similarly, if an odd parity is selected, the value of the parity bit is set so that the total number of 1s transmitted is odd.

When the MP bit is selected, an MP bit is appended to the transmitted and received characters in order to support multiprocessor communications.

For details, see "Multiprocessor Support."

Error Checking

Parity check
 The receiver verifies that received data has the proper parity bit.
 If even parity is specified and an odd number of 1s are detected in the received characters and parity bits, the PE (parity error) bit in MSCI status register 2 (MST2) is set to 1 when the receive data

containing the parity error becomes ready to be read. The situation for odd parity is the same except that an even number of 1s triggers the error.

For details about the PE bit, see section 4.2.11 "MSCI Status Register 2."

Even if a parity error has occurred, subsequent data are normally received; however, the PE bit cannot be cleared until 1 is written to the PE bit by the CPU or the NPU is reset.

When the PE bit is set, an internal interrupt is generated (if enabled).

· Framing error

A space detected where a stop bit should be causes a framing error. Even if the stop bit length is 1.5 or 2 bits, only the first bit is checked.

When data containing a framing error becomes ready to be read, the FRME bit of MST2 is set.

For details about the FRME bit, see section 4.2.11 "MSCI Status Register 2."

A framing error does not stop the receive operation. In the 1/1 clock mode, start bit scanning resumes in the clock cycle following detection of the framing error. In the 1/16, 1/32, or 1/64 clock mode, scanning resumes after a delay of a half-bit cycle; this period allows invalid stop bit(s) to be skipped.

Once the FRME bit is set by a framing error, it is not cleared until 1 is written to the FRME bit by the CPU or the NPU is reset.

When the FRME bit is set, an internal interrupt is generated (if enabled).

· Overrun error

If the buffer is full when new data is transferred to the receive buffer, an overrun error occurs.

When an overrun error occurs, the new data is written into the top of the receive buffer (TRB), erasing the previous data. At the same time, the last stage of the receive status FIFO is overwritten with the status (including an overrun indication) of the new data. The OVRN bit in MST2 is set to 1 when the overwritten data becomes ready to be read.

For details about the OVRN bit, see section 4.2.11 "MSCI Status Register 2."

If an overrun error occurs, subsequent data will be received normally. However, the OVRN bit, once set, is not cleared even if the subsequent data causes no overrun error.

The OVRN bit can be cleared only when 1 is written to the OVRN bit by the CPU or the MSCI receiver is reset. When the OVRN bit is set, an internal interrupt is generated (if enabled).

Break Transmission and Detection: When the transmitter must suspend data transmission it transmits a break (space).

Normally, it issues a break transmission request after completing the current character transmission. The transmitter must continue to send the break signal for one or more character cycles. Break transmission is specified by BRK bit of the MCTL. This bit is set and TXDM line goes to space at the falling edge of the next transmit clock.

To cancel break transmission, clear the BRK bit. When the BRK bit is cleared, the TXDM line goes to mark at the falling edge of the next transmit clock. At this time, the receiver verifies that the mark level continues for one or more bit cycles before resuming start bit scanning.

When break transmission is requested, the output data in the transmit shift register is lost, but the transmit buffer is not affected.

The receiver detects a break as follows:

If the data and parity bits are all 0s and the data contains a framing error, it is assumed that this is the start of a break and the BRKD bit in MST1 is set. When the start of a break is detected, the null character containing the framing error is discarded (not transferred to the receive buffer).

Figure 4-20 shows break detection by the receiver. Therefore, if break transmission starts while transmitting a character, the break transmission must continue for two or more character cycles.




Figure 4-20. Break Detection by the Receiver

If a mark is detected for a half-bit cycle or longer after detecting the start of a break, this is assumed to be the end of a break and the BRKE bit in MST1 is set.

In the 1/1 clock mode, detection of the first mark causes the break to end.

When the BRKD or BRKE bit is set, an internal interrupt is generated (if enabled).

• Supplementary explanation

A break is generally transmitted using the following procedure:

- ① Wait for the end of transmission (idle status)
- 2 Write 1 to the BRK bit
- 3 Wait one or more character cycles
- Write 0 to the BRK bit

Multiprocessor Support: The MSCI supports a function which specifies whether a specific terminal should receive data in character unit or ignore it. This is useful for communications between multiple terminals.

In multiprocessor mode (when using character format) an MP bit is used instead of a parity bit. The PMPM1-0 bits in MMD1 are used to specify this format.

In the multiprocessor mode, data is normally transmitted with the MP bit set to 0. The MP bit can be set to 1 by issuing an MP-bit-on-command immediately before transferring the transmit data to the transmit buffer. This command affects only one data transmission after issuing command.

On the receiver side, the MP bit in the receive data is transferred to the receive buffer together with other status information. When the receive data becomes ready to read, the value of the MP bit is set in MST2. Data whose MP bit = 0 can be ignored (not transferred to the receive buffer) by issuing a search MP bit command. This command is invalidated when data whose MP bit = 1 is received, and subsequent data is received in the normal manner.

For information on the "MP bit on" and "search MP bit" command, see section 4.2.8 "MSCI Command Register."

Figure 4-21 shows how communications are accomplished between multiprocessors using the MP bit.




Figure 4-21. Sample MP Bit Operation

In figure 4-21, T is a transmit station, and A, B, C, and D are receive stations. Receive stations A, B, C, and D are assigned addresses 0, 1, 2, and 3, respectively.

When transmitting data from T to B, transmit station T sends address (1) with MP bit = 1 to the communications path.

The receive stations all monitor the communications path. When they receive data with the MP bit = 1, they assume that the data is a station address and compare it with their own address. In this example, the received data matches the address of station B. Station B now assumes that subsequent data (data with the MP bit = 0) is destined for it. Other receive stations, A, C, and D, issue a search MP bit command and ignore the data (with the MP bit = 0). Thus, the transmit station can send data to a specific receive station by transmitting the destination address with MP bit = 1 and then transmitting the data with the MP bit = 0.

If the transmit station wants to send data to a different receive station, it transmits the new station address with the MP bit = 1 to clear the search MP bit command. The transmit station can use the procedure described above to communicate with the desired receive station.

4.3.2 Byte Synchronous Mode

In byte synchronous mode, each character is synchronized by adding a SYN character to the beginning of the transmit or receive data.

The MSCI byte synchronous mode supports the mono-sync, bi-sync, and external synchronous modes. In the mono- and bi-sync modes, one and two SYN characters are used for synchronization,

respectively. In the external synchronous mode, the SYNC line is asserted to achieve synchronization. The byte synchronous mode is specified using the PRTCL 2-0 bits of MMD0.

Figure 4-22 shows the character format for byte synchronous mode.




Figure 4-22. Character Format for Byte Synchronous Mode

Table 4-5 indicates the SYN character length for transmission and reception in the byte synchronous mode.

Table 4-5. SYN Pattern Length in Byte Synchronous Mode

Synchronous Mode	For Transmission	For Reception		
Mono-sync	1 byte	1 byte		
Bi-sync	2 bytes	2 bytes		
External synchronous	1 byte	SYNC line used for synchronization		

The SYN character pattern is set by MSCI synchronous/address registers 0 and 1 (MSA0-1).

When transmitting a header preceding the SYN character, write the header into the MSCI idle pattern register (MIDL) to delay data write to the transmit buffer. The transmitter keeps transmitting the header until data is written into the transmit buffer. (For details, see sections 4.2.4 "MSCI Control Register," 4.2.18 "MSCI Synchronous/Address Register 0," 4.2.19 "MSCI Synchronous/Address Register 1," and 4.2.20 "MSCI Idle Pattern Register.")

The receiver does not re-establish synchronization of the received data using SYN characters in the data field.

The SYN characters in the data field are automatically deleted or loaded into the receive buffer. The SYNC LD bit in the MSCI control register (MCTL) is used to make the selection. (For details, see section 4.2.4 "MSCI Control Register.")

Transmission Operation: Figure 4-23 shows the state transition diagram for byte synchronous transmission.

· Transmit disable state

The transmitter is placed in the transmit disable state by a hardware reset or a channel reset or transmit reset command.

In this state, the TXDM line remains at high level (mark), and the TXRDY bit in MST0 is cleared to 0.

· Idle state

The transmitter moves into the idle state from the transmit disable state with a transmit enable command.

In this state, the TXDM line transmits a different signal according to the value of the IDLC bit in MCTL. The signal is high (mark) when IDLC = 0; the contents of the MSCI idle pattern register (MIDL) are output when IDLC = 1. Once the transmit data is written, the transmitter enters SYN1 transmit state.

· SYN1 transmission state

Transmits the SYN characters set in MSA1. (For details, see section 4.2.18 "MSCI Synchronous/Address Register 0" and section 4.2.19 "MSCI Synchronous/Address Register 1.") After transmission, the transmitter enters the character transmission state in the mono-sync and external synchronous modes, or the SYN2 transmission state in the bi-sync mode.

SYN2 transmission state

Transmits the SYN characters set in MSCI Synchronous/Address register 0 (MSA0) only in the bisync mode and enters the character transmission state. The transmitter does not enter this state in the mono-sync or external synchronous mode.

· Character transmission state

Transmits the data in the transmit buffer from the TXDM line.

· CRC transmission state

Transmits a 16-bit CRC code. If data remains in the transmit buffer after transmission, the transmitter enters the SYN1 wait state. If no data remains, it enters the idle state. (Set the CRC code in bits CRC1-0 of MMD0. Whether or not to perform CRC calculation and to send the result is specified by the CRCCC bit in MMD0. For details, see section 4.2.1 "MSCI Mode Register 0.")




Figure 4-23. State Transition Diagram for Byte Synchronous Transmission

Receive Operation: Figure 4-24 shows the state transition diagram for reception.

· Receive disable state

The receiver is placed in the receive disable state by a hardware reset, channel reset, receive reset or receive disable command.

In this state, the receiver ignores input from the RXDM line and no reception operations are performed.

SYN1 wait state

Waits for the first SYN character byte to establish a character boundary.

If the received data matches the SYN pattern set in MSCI Synchronous/Address register 0 (MSA0), the receiver enters the character reception state in the mono-sync mode, or the SYN2 wait state in the bi-sync mode. In the external synchronous mode, synchronization is established by the \overline{SYNC} line input.

· SYN2 wait state

Waits for the second SYN character byte (only in the bi-sync mode). If the received data matches the SYN pattern set in MSA1, the receiver enters the character reception state. If it does not match, the receiver enters the SYN1 wait state. The MSCI does not enter this state in the mono-sync or external synchronous mode.

· Character reception state

Transfers the received character to the receive buffer.

The SYN character(s) in the data field may be transferred to the receive buffer, or not, as specified by the SYNCLD bit in MCTL.

The receiver is placed in the SYN1 wait state by issuing a message reject command.




Figure 4-24. State Transition Diagram for Byte Synchronous Reception

Error Checking

· CRC errors and CRC code transmission

The MSCI supports two CRC code types: CRC-16 and CRC-CCITT. The type to be used and the initial value (all 0s or 1s) are program-selectable. Use bits CRC1-0 of MMD0 for this purpose.

The CRC polynomial is $X^{16} + X^{15} + X^2 + 1$ for CRC-16 and $X^{16} + X^{12} + X^5 + 1$ for CRC-CCITT.

The MSCI transmitter and receiver both have a CRC calculator.

The TX CRC calculator is automatically initialized immediately before transmitting the data field. It can also be initialized by issuing a TX CRC initialization command.

During data transmission, synchronous patterns are excluded from the CRC calculation. Data can be excluded (in a character unit) from the CRC calculation by a TX CRC calculation exclusion command. Use the CRCCC bit in MMD0 and the end of message command to specify transmission of the CRC code. The CRC code is transmitted automatically when both the CRCCC bit and the UDRNC bit in MCTL are set to 1 and when the underrun state is detected.

For details, see section 4.2.1 "MSCI Mode Register 0," section 4.2.4 "MSCI Control Register," and section 4.2.8 "MSCI Command Register."

If an underrun occurs while UDRNC = 0 or CRCCC = 0, the MSCI directly enters the idle state without transmitting the CRC code.

The RX CRC calculator is automatically initialized immediately before receiving a data field. It can also be initialized by issuing an RX CRC initialization command.

During data reception, the characters not input to the receive buffer, such as SYN characters, are excluded from the CRC calculation. Data can be excluded (in a character unit) from the CRC calculation by specifying an RX CRC calculation exclusion command. The CRC code check is completed 15 system clock cycles after the character following the last check character has entered the receive buffer. If a CRC calculation forcing command is issued (the character following the last character does not enter the receive buffer), the check is completed 15 system clock cycles after issuing the command. In either case, the CRC error status is valid until the next character enters the receive buffer.

If a CRC error is detected, CRCE bit in MST2 is set to 1. See section 4.2.11 "MSCI Status Register 2."

When the CRCE bit is set, an internal interrupt is generated (if enabled).

Overrun error

An overrun error occurs if the receive buffer is full when new data is sent to the buffer. When an overrun error occurs, the new data is written into the last stage of the receive buffer and the previous data is lost. The last stage of the status FIFO is overwritten with the status (including an overrun indication) of the new data.

The OVRN bit in MST2 is set to 1 when the overwritten data becomes available for read.

The OVRN bit status can be cleared to 0 only when 1 is written to it by the CPU or by a reset. When the OVRN bit is set, an internal interrupt is generated (if enabled).

Even after an overrun error is detected, character reception continues.

Underrun error

An underrun error occurs if the transmit buffer becomes empty after data has been sent from the transmit shift register.

When an underrun error is detected*1 the transmitter enters the idle state. Then the transmit line goes high (by clearing the IDLC bit of MCTL) or outputs an idle pattern (set by setting the IDLC bit.) At this time, the CRC code can be transmitted before entering the idle state by setting the UDRNC bit in MCTL to 1*2.

When an underrun error is detected, the UDRN bit of MST1 is set to 1 and the TXRDY bit of MST0 is cleared to 0. The UDRN bit can be cleared to 0 only when 1 is written to it by the CPU or by a reset.

An internal interrupt is generated (if enabled) when the UDRN bit is set.

After entering the idle state, the MSCI enters the SYN1 transmit state when the UDRN bit is cleared and data is written into the transmit buffer.

- *1 An underrun error is assumed when the transmit shift register and transmit buffer are both empty and an end of message command has not been issued.
- *2 If an underrun error occurs while UDRNC = 0 or CRCCC = 0, the MSCI enters the idle state directly without transmitting the CRC code.

End of message: To signal the end of a message, use an end of message command. An end of message is also assumed if an underrun error occurs while the UDRNC bit in MCTL is set to 1.

When the message ends and the CRCCC bit of MMD0 is 1, the transmitter automatically transmits a CRC code and then enters the idle state. If the CRCCC bit is 0, the transmitter enters the idle state without CRC code transmission. This will generate an internal interrupt (if enabled). During receive operations, the receiver does not perform end of message detection.

4.3.3 Bit Synchronous Mode

In the bit synchronous mode, the end of a frame is indicated by flag. The PRTCL2-0 bits of MMD0 are used to specify the bit synchronous mode.

Figure 4-25 shows the message format for the bit synchronous mode.

The A (address) and C+I (control and information) fields are configured in byte units and are sent to the receive buffer. Data, except the frame check sequence (FCS) field, is transmitted or received beginning with the least significant bit. (The FCS field data is transmitted and received beginning with the most significant bit.)

Residue bit frames cannot be transmitted. For reception, if residue bits exist at the end of receive data, the valid bits (residue bits) in the last character are justified to the upper positions and the lower bits are undefined. The undefined bits cannot be distinguished from valid bits. When a residue bit frame is received, the status of the last character indicates both the residue bit frame and end of receive frame status. (This status is indicated by the EOM and RBIT bits in MST2.)




Figure 4-25. Message Format for Bit Synchronous Mode

Transmission Operation:

Figure 4-26 shows the state transition diagram for transmission in the bit synchronous HDLC mode.

· Transmit disable state

The transmitter is placed in the transmit disable state by a hardware reset, a channel reset or TX reset command.

The TXDM line goes to high level (mark), and the TXRDY bit of MST0 is cleared.

· Idle state

The transmitter is placed in the idle state from the transmit disable state by a transmit enable command.

In this state, the TXDM line behaves according to the setting of the IDLC bit in MCTL. A high-level signal (mark) is output when IDLC = 0; the contents of the MSCI idle pattern register (MIDL) are output when IDLC = 1. When transmit data is written, the transmitter enters the opening flag transmission state.

· Opening flag transmission state

Transmits one flag, then immediately enters the character transmission state.

· Character transmission state

Sequentially transmits the data in the transmit buffer.

· FCS transmission state

Transmits FCS (CRC), then enters the next state.

· Closing flag transmission state

Transmits one flag, then enters the next state.*

· Abort transmission state

Transmits the abort pattern 11111111, then enters the next state.

* When frames are sent in succession, they are automatically delimited by at least one closing flag and one opening flag.




Figure 4-26. State Transition Diagram for Transmission in Bit Synchronous HDLC Mode

Receive Operation: Figure 4-27 shows the state transition diagram for reception in the bit synchronous mode.

· Receive disable state

The receiver is placed in the receive disable state by a hardware reset, a channel reset or a receive reset command.

The receiver ignores the input from the RXDM line and no reception operations are performed.

· Flag wait state

Compares the received bit string with the flag pattern until a match is detected.* When the flag pattern is detected, the character wait state is entered.

· Character wait state

Ignores successive flags which indicate a frame boundary and waits for a non-flag pattern. When non-flag pattern is detected, the address field check state is entered.

· Address field check state

Checks the address field to determine whether or not to receive the associated frame. When the address field check is successful (the frame is accepted), the receiver enters the character reception state. When the address field check fails, the flag wait state is entered. In the address field no-check mode, this check is not performed and the character reception state is entered directly. If a flag is detected within three character cycles after the address field check, the received bit is assumed to be a short frame, and the character wait state is entered.

· Character receive state

Sends received characters to the receive buffer.

If the MSCI detects a flag in the character receive state, it sends characters to the receive buffer until the last character in the I field (CRCCC = 1) or the FCS (CRCCC = 0) has been sent. Then, the character wait state is entered.

* Successive frames which share opening and closing flags can be received normally.




Figure 4-27. State Transition Diagram for Bit Synchronous Reception

Error Checking:

· CRC errors

In the bit synchronous HDLC mode, the initial value is normally set to all 1s using CRC-CCITT. Use bits CRC1-0 in MMD0 for this purpose. (The CRC polynomial is $X^{16} + X^{12} + X^5 + 1$ for CRC-CCITT.)

The transmitter and receiver both have a CRC calculator.

The CRC code is initialized immediately before transmitting or receiving the A field.

For transmission, CRC calculation is carried out on the data in the A, C, and I fields before zero insertion.

Use the CRCCC bit in MMD0 and the end of message command to enable CRC code transmission. The CRC code is transmitted automatically when both the CRCCC bit and the UDRNC bit in MCTL. in underrun status are 1. (For details, see section 4.2.1 "MSCI Mode Register 0," section 4.2.4 "MSCI Control Register," and section 4.2.8 "MSCI Command Register.")

For reception, CRC calculation is carried out on the 0-deleted data in the A, C, and I fields. The CRC code check is completed when the last character in the I field enters the receive buffer with CRCCC bit in MMD0=1. The error status is sent (via the status FIFO associated with the character) to the CRCE bit in MST2. When the CRCE bit is set, an internal interrupt request is generated (if enabled). If the CRCCC bit is 0, the CRCE bit is not set.

Overrun errors

An overrun error occurs when the receive buffer is full when new data arrives. When an overrun error occurs, the new data is written into the last stage of the receive buffer (TRB) and previous data is lost. The last stage of the status FIFO is overwritten by the status (including an overrun status) of the new data (the OVRN bit in MST2 is set when overwritten data becomes available for read). The EOM bit is also cleared by overwriting.

The overrun status can be cleared only by writing 1 to the OVRN bit or by a reset. When the OVRN bit is set, an internal interrupt is generated (if enabled).

Character reception is not stopped by overrun detection.

Underrun errors

An underrun error occurs if the transmit buffer becomes empty after sending data from the send shift register.

When an underrun error is detected and if abort transmission has been specified by the UDRNC bit in MCTL, the transmitter enters the idle state after sending an abort. In other cases, this is assumed to be the end of a message and the frame ends normally. Thus, MSCI transits to the idle state after sending FCS and a flag. (An underrun error is assumed when the transmit shift register and transmit buffer are empty and an end of message command has not been issued.)

The UDRN bit in MST1 is set to 1 when an underrun is detected. In this case, the transmit buffer is not full, but the TXRDY bit in MST0 is not set as long as the UDRN bit remains set. This prevents the remaining data from being transmitted as an ordinary frame when an underrun occurs during DMA transmission.

When the UDRN bit is 1, an internal interrupt is generated (if enabled).

Message End Operation: To signal the end of a message, use an end of message command. An end of message is assumed when either a DMA chain block transfer has been completed, or when an underrun occurs when the UDRNC bit in MCTL is 1.

The last character to be transmitted is the first character written into the transmit buffer after issuing the end of message command; for DMA chained block transfer, it is the last character received. If an underrun occurs, it is the character transmitted immediately before the underrun.

When the message transmission is complete, the MSCI enters the closing flag transmit state provided the CRCCC bit MMD0 is 0. If the CRCCC bit is 1, the MSCI enters the FCS transmit state.

For reception, the end of message is assumed when a flag is detected in the character receive state. While the CRCCC bit of MSCI mode register 0 (MMD0) is 1, characters up to and including the last character in the I field are sent to the receive buffer and FCS is deleted. The associated receive frame end status and CRC error status are sent to the status FIFO, and set to the EOM bit and CRCE bit of MSCI status register 2 (MST2) when the last character becomes available for read. At the same time the internal DMAC is informed of the end of frame and an internal interrupt is generated (if enabled).

When the CRCCC bit is 0, FCS is also sent to the receive buffer. In this case, its associated receive frame end status is transferred to the status FIFO.

To enable this control, characters are sent to the receive buffer and wait there for three character cycles after being received. When the closing flag is detected, the last character in the I field and the FCS have not yet been sent to the receive buffer.

Address field check: In the bit synchronous mode, data frames contain an address (A) field which specifies what secondary station(s) should receive the frame. The MSCI supports four address field check modes: address field no-check, single address 1, single address 2, and dual address. (See table 4-6.)

Table 4-6. Address Field Check

Mode	Function
Address field no-check	Receives all frames
Single address 1	Receives only frames whose A1 field has the specified value or global address (0FFH).
Single address 2	Receives only frames whose A2 field has the specified value or global address (0FFH).
Dual address	Receives only frames whose A1 and A2 fields have the specified value, global address (0FFFFH), or group address (A2 = specified value, A1 = 0FFH).

Use bits ADDRS1-0 in MMD1 to specify the address field check and SA0 and 1 in MSA0 and MSA1 to specify the address. For details, see section 4.2.2 "MSCI Mode Register 1," section 4.2.18 "MSCI Synchronous/Address Register 0," and section 4.2.19 "MSCI Synchronous/Address Register 1."

Short frame detection: If a short frame is received, the action taken depends on the frame length, CRCCC bit value of MSCI mode register 0 (MMD0), and address field check as shown in table 4-7.

Table 4-7. Reactions to Short Frame Detection

	Mode Settings						
Frame	CRCCC bit	= 0	CRCCC bit = 1				
Length	Address Field	Single Address 2	Address Field	Single Address 2			
(exclude-	No-Check		No-Check				
ing flag)	Single Address 1	Dual Address	Single Address 1	Dual Address			
Bits 1 – 8	Sends no data to	Sends no data to	Sends no data to	Sends no data to			
	the receive buffer. the receive buffer.		the receive buffer.	the receive buffer.			
$\overline{\text{Bits } 9 - 23}$	Sends a part of the	Sends a part of the	Sends no data to	Sends no data to			
	data to the receive	data to the receive	the receive buffer.	the receive buffer.			
	buffer. Appends the	buffer. Appends the					
	short frame status to	short frame status to					
	the last character and	the last character and					
	sets the SHRT bit in	sets the SHRT bit in					
	MST2.	MST2.					

Table 4-7. Reactions to Short Frame Detection (cont.)

Mode Settings

Frame	CRCCC b	it = 0	CRCCC bit = 1		
Length	Address Field	Single Address 2	Address Field	Single Address 2	
(exclude-	No-Check		No-Check		
ing flag)	Single Address 1	Dual Address	Single Address 1	Dual Address	
Bits 24 – 31	Sends a part of	Sends a part of	Sends a part of	Sends a part of	
	the data to the	the data to the	the data to the	the data to the	
	receive buffer.	receive buffer.	receive buffer.	receive buffer.	
	Appends the	Appends the	Appends the	Appends the	
	short frame status	short frame status	short frame status	short frame status	
	to the last	to the last	to the last	to the last	
	character and sets	character and sets	character and sets	character and sets	
	the SHRT bit in	the SHRT bit in	the SHRT bit in	the SHRT bit in	
	MST2.	MST2.	MST2.	MST2	
Bits 32 – 39	Receives the data	Sends a part of	Receives the data	Sends a part of	
	as normal data.	the data to the	as normal data.	the data to the	
		receive buffer.		receive buffer.	
		Appends the		Appends the	
		short frame status		short frame status	
		to the last		to the last	
		character and sets		character and sets	
		the SHRT bit in		the SHRT bit in	
		MST2.		MST2.	
Bits 40	Receives the data	Receives the data	Receives the data	Receives the data	
and up	as normal data.	as normal data.	as normal data.	as normal data.	

Note: When a short frame is detected and the SHRT bit of MSCI status register 2 (MST2) is set, the EOM bit is set, indicating the end of receive frame. At this time, an internal interrupt is generated (if enabled).

If data has not been transferred to the receive buffer, the SHRT bit is not set, even if a short frame is detected.

Abort Transmission and Reception: Use the abort transmit command to abort transmission. If abort transmission is selected (UDRNC = 0) using the UDRNC bit in MCTL, when an underrun occurs MSCI transmitter automatically enters the abort transmission state.

This state causes an abort pattern (eight 1s) to be transmitted in order to clear the transmit buffer.

Thus, the contents of the transmit shift register and transmit buffer are lost. After transmitting the abort pattern, the MSCI enters the idle state.

During receive operations, the MSCI assumes 01111111 (0 followed by seven 1s) as an abort.

When an abort is detected, an interrupt is generated (if enabled) and the receiver enters the flag wait state.

If the receiver is in the character receive state when the abort is detected, it carries out the following additional operation:

When the CRCCC bit is 0, data up to the position preceding 01111111 is sent to the receive buffer. When the CRCCC bit is 1, data, up to the character being assembled at detection, is sent to the receive buffer and 16 bits of data preceding 01111111 is truncated. (This operation is the same as for receive frame ending upon flag detection, except that the ABT bit of MSCI Status Register 2 is set to 1.)

4.3.4 Bit Synchronous Loop Mode

The bit synchronous loop mode supports secondary stations for bit synchronous loop transmission of data. The PRTCL 2-0 bits of MSCI Mode Register 0 (MMD0) are used to specify this mode. The primary station is operated in the bit synchronous HDLC mode. Figure 4-28 shows the relationship between the primary and secondary stations in the bit synchronous loop mode.

The bit synchronous loop mode is the same as the HDLC mode except for some transmit operations and the address field check. See section 4.3.3 "Bit Synchronous Mode."




Figure 4-28. Relationship between Primary and Secondary Stations in Bit Synchronous Loop Mode

The primary station transmits a frame followed by an idle pattern, 11111111. It repeatedly transmits the idle pattern until the transmitted frame, the response frame from a secondary station, and an idle pattern are received from the secondary station.

Since the primary station's idle pattern is 11111111, a go-ahead (GA) pattern, shown in figure 4-29, is formed at the boundary of flag 01111110. This GA pattern requests the secondary station to transmit data.




Figure 4-29. GA Pattern

The secondary station is usually in the retransmit idle state. It retransmits the received data after a 1-bit cycle delay. For transmission by polling from the primary station, a secondary station sets the GOP bit in MCTL to 1 (end of frame) and waits for the next GA pattern before starting transmission.

If the secondary station detects a GA pattern while the GOP bit is 1, it changes the last 1 of the GA pattern to 0, thus turning it into a flag pattern. The secondary station begins transmitting frames if transmit data exists. If no transmit data exists, the secondary station repeatedly transmits the idle pattern specified by the MSCI idle pattern register until transmit data is written. Therefore, the idle pattern must match that of a flag, 01111110.

When the secondary station completes data transmission, it transmits a flag and returns to the retransmit idle state. Thus, a GA pattern is automatically generated.* See figure 4-30.




Figure 4-30. GA Pattern Generation at the End of Data Transmission in the Secondary Station

* The following procedure can be used to avoid shared use of the 0s at the end of the flag and the beginning of the GA pattern.



- When the primary (or secondary) station is transmitting, set the GA pattern (11111110) in the MSCI idle pattern register (MIDL).
- ② After the closing flag has been transmitted, place the transmitter in idle state; the idle pattern (GA pattern) will be output.
 (For the secondary station, it is necessary at this point that the GOP bit be left set to 1.)
- While the GA pattern is being transmitted, write 11111111 to MIDL. This is then transmitted as the idle pattern after the GA pattern. (For the secondary station, it is necessary to clear the GOP bit to 0 after the idle pattern is transmitted in order to place the station in the retransmit idle state.)

When a flag is received during transmission, the secondary station must stop transmission. By polling the flag detection status or in response to an interrupt from the CPU, the secondary station can stop transmitting and return to the retransmit idle state. The primary station can also request the secondary station to stop transmitting. The primary station writes flag pattern 01111110 into the MSCI idle pattern register (MIDL) and transmits this flag by setting the IDLC bit in MCTL to 1. GA pattern and flag detection status are set in the GAPD and FLGD bits of MSCI Status Register 1 (MST1). At that time, an interrupt is generated (if enabled).

Figure 4-31 (a) shows a normal receive format in the bit synchronous mode. Figure 4-31 (b) shows an abort end frame format (the GA and abort patterns are identical).




Figure 4-31. (a) Normal Receive Format




Figure 4-31. (b) Abort End Frame Format

Transmission operation: Transmission operations in the bit synchronous loop mode differ from those in the bit synchronous HDLC mode. Figure 4-32 shows the state transition diagram for transmission in the bit synchronous loop mode.

· Transmit disable state

The transmitter is placed in the transmit disable state by a hardware reset, a channel reset or a TX reset command.

The TXDM line goes to the high level (mark), and the TXRDY bit of MSCI status register 0 (MST0) is cleared to 0.

· Retransmit idle state

The transmitter enters the retransmit idle state from the transmit disable state by the TX enable command and retransmits received data after a delay of one bit cycle.

· Idle state

The transmitter repeatedly transmits high level (mark) signal (IDLC = 0) or the MSCI idle pattern register (MIDL) contents (IDLC = 1), from the TXDM line until data is written into the transmit buffer or the GOP bit of MCTL is cleared to 0.

Opening flag transmission state

Transmits an opening flag and enters the character transmit.

- Character transmission state
 Sequentially transmits the data in the transmit buffer.
- FCS transmission state

 Transmits the FCS (CRC) and enters the next state.
- Closing flag transmission state

 Transmits a closing flag and enters the next state.
- Abort transmission state

 Transmits abort pattern 11111111 and enters the next state.




Figure 4-32. State Transition Diagram for Transmission in Bit Synchronous Loop Mode

Address Field Check: The bit synchronous loop mode supports four address field checks: address field no-check, single address 1, dual address, and 4-bit address. The first three modes are the same as those available in the bit synchronous HDLC mode. For details, see section 4.3.3 "Bit Synchronous Mode."

Table 4-8 shows the 4-bit address mode.

Table 4-8. 4-bit Address Mode Field Check Function

Mode	Function
4-bit address	Receives only frames whose four high order bits in the A1 field are set to the
	specified value or global address (FH).

4.4 Transmit/Receive Clock Selection

4.4.1 Overview

The MSCI transmit and receive clock sources are selected from among the following sources:

- · Transmit clock sources
- TXCM line input
- Transmit baud rate generator output
- Receive clock

The transmit clock source is selected using the TXCS 2-0 bits of the MSCI TX clock source register (MTXS).

- · Receive clock sources
- RXCM line input
- Receive baud rate generator output
- RXCM line input with noise suppression by the ADPLL (the ADPLL operating clock is the receive baud rate generator output).
- Clock extracted from the receive data by the ADPLL (the ADPLL operating clock is the RXCM line input or the receive baud rate generator output).

The receive clock source is selected using the RXCS 2-0 bits of the MSCI RX clock source register (MRXS).

The internal band rate generator (BRG) can provide independent outputs for transmission and reception by dividing the system clock. The on-chip ADPLL can perform (1) clock extraction from the receive data, (2) noise suppression for the receive data and (3) noise suppression for the receive clock.

The ADPLL operating clock employs the receive BRG output or RXCM line input for clock extraction and noise suppression in the receive data. It uses the receive BRG output for noise suppression of the receive clock.

Figure 4-33 shows how the MSCI clock is supplied.




Figure 4-33. Selecting Transmit and Receive Clocks

4.4.2 Supplying the Transmit Clock

Figure 4-34 shows transmit clock sources. When the transmit baud rate generator output is used as the transmit clock, the TXCM line functions as the transmit clock output.

The receive clock is used as the transmit clock in the following two cases:

- When the clock extracted by the ADPLL is used as the transmit clock.
- When the receive clock is used as the transmit clock in the bit synchronous loop mode.

In the asynchronous mode, the actual bit rate is determined by the clock mode (1/1, 1/16, 1/32 or 1/64). In the byte or bit synchronous mode, 1/1 clock mode is automatically selected.




Figure 4-34. Transmit Clock Sources

4.4.3 Supplying the Receive Clock

The receive clock sources are shown in figures 4-35 (a), (b) and (c).

When the RXCM line is not used as a clock source, it functions as the receive clock output.

In the asynchronous mode, the actual bit rate is determined by the clock mode (1/1, 1/16, 1/32 or 1/64), and in the byte or bit synchronous mode, 1/1 clock mode is automatically selected.




Figure 4-35. (a) Receive Clock Source
(Receive BRG output or RXCM line input used as receive clock)




Figure 4-35. (b) Receive Clock Source (clock extracted by ADPLL used as receive clock)




Figure 4-35. (c) Receive Clock Source (Receive clock noise suppressed)

4.4.4 Baud Rate Generator

The output frequency of the baud rate generator for transmission and reception is obtained by the following equation:

$$fBRG = \frac{f\emptyset}{TMC} \div 2^{BR}$$

where

fBRG: BRG output frequency

fø: System clock frequency

TMC: MSCI time constant register value = 1 to 256

BR: TX clock source register TXBR 3-0 bit values (0 to 9)

RX clock source register RXBR 3-0 bit values (0 to 9)

Frequencies determined by the above equation are independently output for transmission and reception from the baud rate generator.

4.4.5 ADPLL

In byte or bit synchronous mode, the MSCI can use two kinds of receive clock: a clock extracted from the received data by ADPLL or RXCM input noise-suppressed by ADPLL.

The ADPLL has the following operating modes: $\times 8$, $\times 16$, and $\times 32$ (ratio of the ADPLL operating clock rate to the bit rate).

To use the ADPLL clock extraction function, the operating clock frequency must be 8, 16, or 32 times the bit rate, regardless of whether the source of the operating clock is the RXCM line or the baud rate generator. The DRATE1-0 bits of MSCI mode register 2 are used to select the ADPLL operating mode.

4.5 ADPLL

4.5.1 Overview

The advanced digital PLL (ADPLL) functions to extract clock signals from the receive data and generate a decoding clock for the receive data.

The ADPLL has the following features:

- Clock extraction from five receive data transmission code types: NRZ, NRZI, Manchester, FM0 and FM1
- The bit rate of the ADPLL clock is selectable from among the following ratios: ×8, ×16, and ×32
- · Receive data noise suppressor function
- · Receive clock noise suppressor function

Figure 4-36 shows the block diagram of the ADPLL.




Figure 4-36. ADPLL Block Diagram

The ADPLL can selectively perform clock extraction for the receive data or noise suppression of the receive clock input from the RXCM line. In both cases, the receive data noise is suppressed.

The ADPLL receives the receive data and provides the operating clock. The ADPLL has two clock input lines: an input for the receive baud rate generator output and an input for the RXCM line input.

To extract the clock component from the receive data, operating the ADPLL uses the receive baud rate generator output or an external clock (RXCM line input) as the operating clock. The ADPLL clock is supplied to the receive data noise suppressor, clock extractor and the data delay unit, for use as a common operating clock. The extracted clock and the noise-suppressed receive data are sent from the ADPLL to the MSCI receiver. The extracted clock is used as the receive clock. When the output of the receive baud rate generator is used as the ADPLL clock, the RXCM line outputs this receive clock. (ADPLL operation is controlled by the RXCS 2-0 bits of the MSCI RX clock source register (MRXS).)

To function as a noise suppressor for the receive clock input from the RXCM line, the ADPLL uses the output of the receive baud rate generator as the operating clock. The ADPLL operating clock is supplied to the noise suppressors for the receive clock and the receive data, for use as a common operating clock. In this case, the clock extractor does not operate. The noise-suppressed receive data and the receive clock are sent from the ADPLL to the MSCI receiver.

The clock extraction from the receive data and noise suppression for the receive data and receive clock re based on the ADPLL operating clock. The ratio of the ADPLL clock to the bit rate can be selected from among ×8, ×16 and ×32 using the DRATE1-0 bits of MMD2.

Table 4-9 shows the relationship between the ADPLL clock and bit rates.

Table 4-9. Relationship Between the ADPLL Operating Clock and Bit Rates

	ADPLL	Operating	Ratio of ADPLL Operating
Function	Operating Clock Source	Mode	Clock Rate to Bit Rate
Clock extraction from	RXCM line input	×8	8/1
receive data (receive	 Receiver BRG output 	×16	16/1
data noise suppressed)		×32	32/1
Suppression of	Receiver BRG output	×8	8/1
receive clock (receive		×16	16/1
data noise suppressed)		×32	32/1

The ADPLL supports a facility for adjusting the phase of the extracted clock. If the ADPLL clock is skewed by one or more cycles from the receive data that was passed via the data delay unit, this facility automatically adjusts it by ± 1 operation clock cycle. This compensation is repeated until the clock is synchronized.

ADPLL specifications are shown in table 4-10 and the transmission codes supported by the ADPLL are summarized in figure 4-37.

Table 4-10. ADPLL Specifications

No.	Item	Mode				Specification	Remarks
1	Maximum operating clock frequency					17.6 MHz	
2	Maximum	Operat	ing		×8	2.2 Mbps	
	bit rate	mode			×16	1.1 Mbps	
					×32	0.5 Mbps	
3	Maximum	Code	NRZ	,	×8	4 level transitions	
	number of	type			×16	8 level transitions	
	level transitions				×32	16 level transitions	
	necessary for		FM	Normal	×8	4 level transitions	
	synchronization			mode	×16	8 level transitions	
					×32	16 level transitions	
				Search		1 level transition	Sampling
				mode*			ratio must
							also be set

^{*} The ADPLL enters search mode when the enter search mode command is issued. For details, see section 4.5.3 "Precautions for Using the ADPLL."

Table 4-10. ADPLL Specifications (cont.)

No.	Item	Mode	ation	ion			
4	Receive data noise	Noise suppressor operation	On	Undefined	Off		
	suppression	Noise suppressor	×8	x<1/8	1/8≤x<2/8	2/8≤x	
		mode	×16	x<2/16	2/16≤x<3/16	3/16≤x	
			×32	x<4/32	4/32≤x<5/32	5/32≤x	
5	Receive	Noise suppressor	×8	x<1/8	1/8≤x<2/8	2/8≤x	Clock extrac-
	clock noise	mode	×16	x<2/16	2/16≤x<3/16	3/16≤x	tor does not
	suppression		×32	x<4/32	4/32≤x<5/32	5/32≤x	function
6	Maximum	Noise suppressor	×8		1.25 Mbps		during receive
	bit rate for	mode	×16		0.62 Mbps		clock noise
	receive clock		×32		0.31 Mbps		suppression
	noise						
	suppression						

(x: Noise width/1-bit cell width)




Figure 4-37. Transmission Codes Supported by the ADPLL and Their Waveforms

4.5.2 Operation

The ADPLL has two main functions: (1) extracting clock components from the noise-suppressed receive data, and (2) suppressing receive clock noise.

Extracting Clock Components from Receive Data

Figure 4-38 shows the flow of receive data and the ADPLL operating clock signals when clock extraction is performed. Either the receive baud rate generator output from clock line 1 or the external clock (RXCM line input) from clock line 2 can be used as the ADPLL clock.




Figure 4-38. Data Flow and Clocks When Extracting Clock from Receive Data

- ① The receive data is sent to the receive data noise suppressor.
- The noise-suppressed receive data is output to the clock extractor and data delay unit.
- The noise-suppressed receive data is phase, matched with the extracted clock and output from the data delay unit.
- The clock extractor extracts clock components from the noise-suppressed receive data and outputs the resulting clock.
- The ADPLL operating clock (the receive baud rate generator output or external clock) passes through the multiplexor and is supplied to the clock extractor, receive data noise suppressor and data delay unit.

When the noise-suppressed receive data and extracted clock are output, their phases are matched using the ADPLL phase compensation function. Phase compensation timing for the NRZ code and FM0 code receive data is shown in figures 4-39 and 4-40.

The noise-suppressed receive data input to the receive data noise suppressor is output to the data delay unit and clock extractor. The ADPLL samples the noise-suppressed receive data on the leading edge of the ADPLL operating clock and performs clock extraction.

The phases of the receive data and extracted clock are compared at level change points (Ts, Ts-1, Ts-2) in the receive data output from the data delay unit. If there is a skew between the two phases, the extracted clock cycle is lengthened or shortened by one ADPLL operating clock cycle. In the examples shown in figures 4-39 and 4-40 (operating mode ×8), this synchronization can be established within a maximum of four change points. (For FM type codes (FM0, FM1 and Manchester), synchronization can be established with one level change by issuing the enter search mode command.)

The relationship between the extracted clock and the receive data bit cell differs depending on the receive data code. For NRZ and NRZI codes, the leading edge of the extracted clock is located at the mid point of the data bit cell width output from the data delay unit. For FM0, FM1, and Manchester codes, the leading edge of the extracted clock is located at the 1/4 point of the data bit cell width output from the data delay unit. This applies also to operating modes ×16 and ×32 with the difference that the maximum number of level changes required for synchronization is 8 and 16, respectively.




Figure 4-39. NRZ Receive Data Phase Compensation in Operating Mode ×8




Figure 4-40. FM0 Receive Data Phase Compensation in Operating Mode ×8

The receive data noise suppression timing in the noise suppressor is shown in figure 4-41. NRZ code receive data is used in this example. The same basic timing also applies, however, to other codes.

The receive data is sampled at the rising edge of the ADPLL clock. In operation mode ×8, receive data that can be sampled twice in succession is considered valid data. (Data sampled three times in succession in operation mode ×16 and five times in succession in operation mode ×32 is considered valid.) All other sampled data is suppressed as noise.

①, ②, and ③ in the figure correspond to "ON", "OFF" and "Undefined" in No. 4 of table 4-10 "ADPLL Specifications." The noise shown in ③ cannot be sampled twice in succession and is suppressed as noise.




Figure 4-41. Noise Suppression in the Receive Data Noise Suppressor in Operating Mode ×8

Suppressing Receive Clock Noise

Figure 4-42 shows the flow of receive data, the ADPLL operating clock and receive clock signals when noise suppression is performed.




Figure 4-42. Data and Clock Signal Flow When Suppressing Receive Clock Noise

To suppress signal noise, the ADPLL operates as follows:

- ① The receive data is sent to the receive data noise suppressor for noise suppression.
- The ADPLL operating clock is supplied to the receive data noise suppressor and to the receive clock noise suppressor via the multiplexor.
- 3 The receive clock is input to the receive clock noise suppressor.

Noise suppression timing in the receive clock noise suppressor is shown in figure 4-43. In this example, operation mode ×8 is used. The same basic timing applies to other modes with the only difference being the number of consecutive sampling times. The receive clock is sampled at the rising edge of the ADPLL clock. In operation mode ×8, receive data sampled twice in succession is considered valid. (Data is also considered valid when sampled three times in succession in operation mode ×16 and five times in succession in operation mode ×32.) All other sampled data is suppressed as noise.*

① and ② in the figure correspond to "ON" and "OFF" in No. 5 of table 4-10 "ADPLL Specifications."

Receive data noise suppression is performed as described in "Extracting Clock Component from the Receive Data" above.

* If noise occurs around the leading or falling edges of the receive clock, the leading or falling edges of the noise-suppressed receive clock may be shifted forward or back. The maximum shift widths in ×8, ×16 and ×32 modes are 2, 3, and 5 ADPLL operating clock cycles, respectively.




Figure 4-43. Noise Suppression in the Receive Clock Noise Suppressor

4.5.3 Precautions for Using the ADPLL

By issuing an enter search mode command, FM-coded receive data can be synchronized after only one transition. This command is effective in all operating modes ($\times 8$, $\times 16$, or $\times 32$).

When issuing an enter search mode command, the following synchronize patterns are recommended for each coding scheme:

- FM0.....11111111
- FM1.....00000000
- Manchester.....10101010

The ADPLL needs the following precaution.

4.5.4 Precaution

When the MSCI receives continuous frames of the FM type code (FM0, FM1 or Manchester) serial data in the byte or bit synchronous mode, if the continuous frames are out of phase to each other, the enter search mode command must be generated between these frames to synchronize during the idle state.

The timing chart is shown below.




Figure 4-44. The Enter Search Mode Command Timing between Continuous Frames

4.5.5 Detailed Description

The table shown below is the maximum of level transitions necessary for synchronization of the receive data.

Table 4-11. Maximum of Level Transitions

Code type	Operating mode		Specification
NRZ		×8	4 level transitions
		×16	8 level transitions
		×32	16 level transitions
FM	Normal mode	×8	4 level transitions
		×16	8 level transitions
		×32	16 level transitions
	Search mode		1 level transition

Note the following restriction concerned with the table 4-11.

Restriction

The specification of the normal mode in FM type code on the table 4-11. is effective only when the receive data is synchronized by the enter search mode command.


At FM type code, the phase of the receive data is adjusted by the level transitions in the specific window of the bit cell. The window defines the phase adjustment timing (the level transition at start or center of the bit cell).

Therefore, the restriction above is needed.

The table shown below is the phase adjustment of the ADPLL.

Table 4-12. The Phase Adjustment of the ADPLL

Code type	Level transition of the receive data	Phase adjustment				
NRZ, NRZI	From bit boundary to (1/2)T _B	Delay phase by one ADPLL operating clock				
	From (1/2)T _B to bit boundary	Advance phase by one ADPLL operating clock				
FM0, FM1	From bit boundary to (1/4)T _B	Delay phase by one ADPLL operating clock				
	From (3/4)T _B to bit boundary	Advance phase by one ADPLL operating clock				
	Other than above	No phase adjustment				
Manchester	From $(1/2)T_B$ to $(3/4)T_B$	Delay phase by one ADPLL operating clock				
	From (1/4)T _B to (1/2)T _B	Advance phase by one ADPLL operating clock				
	Other than above	No phase adjustment				



4.5.6 Examples of Generating the Enter Search Mode Command

Examples of generating the enter search mode command between continuous frames are as follows.

Example 1.

Add an external circuit for detecting 'Logical High' state of the line during the idle state. This circuit notifies the logical high state to HD64180S by the HD64180S external interrupt. HD64180S generates the enter search mode command during the interrupt processing routine.

Example 2.

Add an external circuit for detecting the carrier of the next frame. This circuit notifies the sarrier detection to HD64180S by the DH64180S external interrupt. HD64180S generates the enter search mode command during the interrupt processing routine.

4.6 Baud Rate Generator

4.6.1 Overview

The MSCI has an internal baud rate generator (BRG) which is used to generate the MSCI transmit/receive clock. The BRG has the following main features:

- Output clock frequency range: fø to fø/ 2^{17} ($2^{17} = 131,072$) (fø: CPU clock frequency)*1
- Frequency accuracy within ±0.5% for any frequency range from fø/100 to fø/217*2.
- *1 When fBRG = fø, the BRG output cannot be obtained from the TXDM and RXDM lines.

Where, f is the target frequency and fBRG is the BRG output frequency set to the closest f value. ($f \emptyset \ge f \ge f \emptyset / 2^{17}$)

Independent transmit and receive frequencies can be specified as the nth power of 2 (where n is a positive integer).

Figure 4-45 shows the block diagram of the baud rate generator.




Figure 4-45. Block Diagram of the Baud Rate Generator

4.6.2 Functions

The MSCI baud rate generator clock is selected using the TMC7-0 bits in the MSCI time constant register (MTMC), the TXBR3-0 bits of the MSCI TX clock source register (MTXS), and the RXBR3-0 bits of the RX clock source register (MRXS).

MTMC is an 8-bit register for specifying the value to be loaded into the reload timer within the baud rate generator. The reload timer is decremented based on the CPU clock ø, and the timer outputs a high level signal for one clock cycle each time the reload timer value equals 1. Thus, a high level signal is output once each time the number of CPU clock cycles specified in the TMC7-0 bits of MTMC elapses, as shown in figure 4-46. When 0 is specified, 256 is assumed, and when 1 is specified, this output will be the same as the CPU clock frequency.

232 HITACHI




Figure 4-46. Reload Timer Output

The reload timer output is input to a frequency divider. The transmit frequency division ratio is specified by the TXBR3-0 bits in the MTXS register and the receive frequency division ratio by the RXBR3-0 bits in the MRXS register.

In addition, the TXCS2-0 bits of the MTXS register and the RXCS2-0 bits of the MRXS register are used to specify whether or not to enable the output clock for the MSCI transmitter and receiver, respectively. The BRG output can be used for the transmit/receive clock or to the ADPLL operating clock. For details about these specifications, see sections 4.2.4 "MSCI Control Register," 4.2.5 "MSCI RX Clock Source Register," and 4.2.6 "MSCI TX Clock Source Register."

The relationship between the register set value and the generated clock frequency is given below.

$$fBRG = \frac{f\emptyset}{TMC} \div 2^{BR}$$

fBRG: Frequency of the transmit (or receive) BRG output


fø: CPU clock frequency (Frequency fø = fBRG can be used only as the ADPLL operating clock)

TMC: Time constant register set value (1-256)

BR: Value (0-9) of TXBR3-0 bits in the TX clock source register or RXBR3-0 bits in the RX clock source register

Table 4-13 gives clock widths and duty cycles (pulse width to pulse frequency) for BRG output clock waveforms along with the corresponding register set values.

Table 4-13. BRG Output Waveform and Register Set Values



BR: Value of bits 3-0 in the TX (RX) clock source register

TMC: Value of bits 7-0 in the time constant register

4.6.3 Register Set Values and Bit Rates

· Asynchronous mode

In asynchronous mode, the bit rate is selected using TMC7-0 bits in the MSCI time constant register (MTMC), the TXBR3-0 bits of the MSCI TX clock source register (MTXS), the RXBR3-0 bits of the MSCI RX clock source register (MRXS), and the BRATE7-6 bits of MSCI mode register 1 (MMD1).

Table 4-14 shows the relationship between the register set values and bit rates.

Table 4-14. Register Values and Bit Rates in Asynchronous Mode

fø (MHz)

Bit Rate			1.789	8			2.457	76
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)
38400	_		_	-	1	1	1/32	0.00
19200	_	_	-	_	1	1	1/64	0.00
9600	_		_		1	2	1/64	0.00
4800		_	_	_	1	3	1/64	0.00
2400	47	0	1/16	-0.83	1	4	1/64	0.00
1200	93	0	1/16	-0.25	1	5	1/64	0.00
600	93	0	1/32	-0.25	1	6	1/64	0.00
300	93	0	1/64	-0.25	1	7	1/64	0.00
150	93	1	1/64	-0.25	1	8	1/64	0.00
110	127	1	1/64	0.10	175	1	1/64	-0.25
				fø (MH	(z)			

fø (MHz)

Bit Rate			3.072				4	
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)
38400	5	0	1/16	0.00	_		_	_
19200	5	0	1/32	0.00	13	0	1/16	0.16
9600	5	0	1/64	0.00	13	0	1/32	0.16
4800	5	1	1/64	0.00	13	0	1/64	0.16
2400	5	2	1/64	0.00	13	1	1/64	0.16
1200	5	3	1/64	0.00	13	2	1/64	0.16
600	5	4	1/64	0.00	13	3	1/64	0.16
300	5	5	1/64	0.00	13	4	1/64	0.16
150	5	6	1/64	0.00	13	5	1/64	0.16
110	109	2	1/64	0.08	71	3	1/64	0.03

TMC: Value of the TMC7-0 bits in the MSCI time constant register (in decimal)

Value of the TXBR3-0 bits in the MSCI TX clock source register or value of the RXBR3-0 bits BR: in the MSCI RX clock source register

CM: Clock mode in asynchronous mode (bit rate/clock frequency)

Table 4-14. Register Values and Bit Rates in Asynchronous Mode (cont.)

fø (MHz)

Bit Rate			4.608		***************************************		4.915	52
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)
38400	_		_	****	1	1	1/64	0.00
19200	15	0	1/16	0.00	1	2	1/64	0.00
9600	15	0	1/32	0.00	1	3	1/64	0.00
4800	15	0	1/64	0.00	1	4	1/64	0.00
2400	15	1	1/64	0.00	1	5	1/64	0.00
1200	15	2	1/64	0.00	1	6	1/64	0.00
600	15	3	1/64	0.00	1	7	1/64	0.00
300	15	4	1/64	0.00	1	8	1/64	0.00
150	15	5	1/64	0.00	1	9	1/64	0.00
110	41	4	1/64	-0.22	175	2	1/64	- 0.25
				fø (MH	(z)			
Bit Rate			6				6.14	1
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)
38400	-			_	5	0	1/32	0.00
19200	_	_	_	-	5	0	1/64	0.00
9600	39	0	1/16	0.16	5	1	1/64	0.00
4800	39	0	1/32	0.16	5	2	1/64	0.00

TMC: Value of the TMC7-0 bits in the MSCI time constant register (in decimal)

0.16

0.16

0.16

0.16

0.16

0.03

BR: Value of the TXBR3-0 bits in the MSCI TX clock source register or value of the RXBR3-0 bits in the MSCI RX clock source register

5

5

5

5

5

109

1/64

1/64

1/64

1/64

1/64

1/64

3

4

5

6

7

3

0.00

0.00

0.00

0.00

0.00

0.08

CM: Clock mode in asynchronous mode (bit rate/clock frequency)

1/64

1/64

1/64

1/64

1/64

1/64

0

1

2

3

4

2400

1200

600

300

150

110

39

39

39

39

39

213

Table 4-14. Register Values and Bit Rates in Asynchronous Mode (cont.)

fø (MHz)

Bit Rate			8				9.216	5
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)
38400	13	0	1/16	0.16	15	0	1/16	0.00
19200	13	0	1/32	0.16	15	0	1/32	0.00
9600	13	0	1/64	0.16	15	0	1/64	0.00
4800	13	1	1/64	0.16	15	1	1/64	0.00
2400	13	2	1/64	0.16	15	2	1/64	0.00
1200	13	3	1/64	0.16	15	3	1/64	0.00
600	13	4	1/64	0.16	15	4	1/64	0.00
300	13	5	1/64	0.16	15	5	1/64	0.00
150	13	6	1/64	0.16	15	6	1/64	0.00
110	71	4	1/64	0.03	41	5	1/64	-0.22

fø (MHz)

Bit Rate			9.830	4		10			
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)	
38400	2	1	1/64	0.00	_	_	_		
19200	2	2	1/64	0.00		_			
9600	2	3	1/64	0.00	65	0	1/16	0.16	
4800	2	4	1/64	0.00	65	0	1/32	0.16	
2400	2	5	1/64	0.00	65	0	1/64	0.16	
1200	2	6	1/64	0.00	65	1	1/64	0.16	
600	2	7	1/64	0.00	65	2	1/64	0.16	
300	2	8	1/64	0.00	65	3	1/64	0.16	
150	2	9	1/64	0.00	65	4	1/64	0.16	
110	175	3	1/64	-0.25	89	4	1/64	- 0.25	

TMC: Value of the TMC7-0 bits in the MSCI time constant register (in decimal)

BR: Value of the TXBR3-0 bits in the MSCI TX clock source register or value of the RXBR3-0 bits in the MSCI RX clock source register

CM: Clock mode in asynchronous mode (bit rate/clock frequency)

Table 4-14. Register Values and Bit Rates in Asynchronous Mode (cont.)

			fø (MH	(z)
Bit Rate	1		12*	
(bps)	TMC	BR	CM	Deviation (%)
38400	_		_	_
19200	39	0	1/16	0.16
9600	39	0	1/32	0.16
4800	39	0	1/64	0.16
2400	39	1	1/64	0.16
1200	39	2	1/64	0.16
600	39	3	1/64	0.16
300	39	4	1/64	0.16
150	39	5	1/64	0.16
110	213	3	1/64	0.03

TMC: Value of the TMC7-0 bits in the MSCI time constant register (in decimal)

BR: Value of the TXBR3-0 bits in the MSCI TX clock source register or value of the RXBR3-0 bits in the MSCI RX clock source register

CM: Clock mode in asynchronous mode (bit rate/clock frequency)

* The values for $f \phi = 12$ MHz are given for reference purposes.

· Byte/Bit synchronous mode

In byte or bit synchronous mode, the bit rate is selected using the TMC7-0 bits of the MSCI time constant register (MTMC), the TXBR3-0 bits of the MSCI TX clock source register (MTXS), and the RXBR3-0 bits of the MSCI RX clock source register (MRXS).

Table 4-15 shows the register set values and the corresponding bit rates.

Table 4-15. Register Set Values and Bit Rates (Byte/Bit Synchronous Mode)

				fø (MF	Iz)				
Bit Rate		2.4576			3.072			4	
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)
38400	32	1	0.00	40	1	0.00	52	1	0.16
19200	32	2	0.00	40	2	0.00	52	2	0.16
9600	32	3	0.00	40	3	0.00	52	3	0.16
4800	32	4	0.00	40	4	0.00	52	4	0.16
2400	32	5	0.00	40	5	0.00	52	5	0.16
1200	32	6	0.00	40	6	0.00	52	6	0.16
600	32	7	0.00	40	7	0.00	52	7	0.16
300	32	8	0.00	40	8	0.00	52	8	0.16
				fø (MF	Iz)				
Bit Rate		4.608			4.9152	2			6
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)
38400	60	1	0.00	64	1.	0.00	78	1	0.16
19200	60	2	0.00	64	2	0.00	78	2	0.16
9600	60	3	0.00	64	3	0.00	78	3	0.16
4800	60	4	0.00	64	4	0.00	78	4	0.16
2400	60	5	0.00	64	5	0.00	78	5	0.16
1200	60	6	0.00	64	6	0.00	78	6	0.16
600	60	7	0.00	64	7	0.00	78	7	0.16
300	60	8	0.00	64	8	0.00	78	8	0.16

TMC: Value of the TMC7-0 bits in the MSCI time constant register (in decimal)

BR: Value of the TXBR3-0 bits in the MSCI TX clock source register or value of the RXBR3-0 bits in the MSCI RX clock source register

Table 4-15. Register Set Values and Bit Rates (Byte/Bit Synchronous Mode) (cont.)

				fø (MF	Iz)				
Bit Rate		6.144			8			9.2	216
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)
38400	80	1	0.00	104	1	0.16	120	1	0
19200	80	2	0.00	104	2	0.16	120	2	0
9600	80	3	0.00	104	3	0.16	120	3	0
4800	80	4	0.00	104	4	0.16	120	4	0
2400	80	5	0.00	104	5	0.16	120	5	0
1200	80	6	0.00	104	6	0.16	120	6	0
600	80	7	0.00	104	7	0.16	120	7	0
300	80	8	0.00	104	8	0.16	120	8	0
				fø (MI	łz)				
Bit Rate		9.8304			10			12	*
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)
38400	128	1	0	130	1	0.16	156	1	0.16
19200	128	2	0	130	2	0.16	156	2	0.16
9600	128	3	0	130	3	0.16	156	3	0.16
4800	128	4	0	130	4	0.16	156	4	0.16
2400	128	5	0	130	5	0.16	156	5	0.16
1200	128	6	0	130	6	0.16	156	6	0.16
600	128	7	0	130	7	0.16	156	7	0.16
300	128	8	0	130	8	0.16	156	8	0.16

TMC: Value of the TMC7-0 bits in the MSCI time constant register (in decimal)

BR: Value of the TXBR3-0 bits in the MSCI TX clock source register or value of the RXBR3-0 bits in the MSCI RX clock source register

^{*} The values for $f \phi = 12$ MHz are given for reference purposes.

4.7 Internal Interrupts

4.7.1 Interrupt Types and Sources

The MSCI can issue four types of interrupt requests: TXRDY, RXRDY, TXINT, and RXINT.

These interrupts are initiated by the status bits (bits 7, 6, 1, and 0) in MSTO and are enabled/disabled by the enable bits (bits 7, 6, 1, and 0) in MIEO.

The TXINT and RXINT internal interrupts are also assigned status bits and corresponding enable bits for each source. The status bit and its enable bit are ANDed for each interrupt source. The interrupt sources are indicated by the TXINT bit (bit 7) or RXINT bit (bit 6) in MST0 regardless of the TXINTE bit (bit 7) or RXINTE bit (bit 6) in MIEO.

4.7.2 Interrupt Clear

The methods for clearing each interrupt are given below.

(1) TXRDY interrupt

Write data to the transmit buffer until it becomes full, or disable the transmitter. This interrupt can also be cleared by a channel or TX reset command.

(2) RXRDY interrupt

Read data from the receive buffer until it becomes empty. This interrupt can also be cleared by a channel or RX reset command.

(3) TXINT interrupt

If 1 is written in each status bits, the interrupt is cleared. When the interrupt source is idle transmitter, TXINT can be cleared by writing transmit data to the transmit buffer.

(4) RXINT interrupt

If 1 is written in each status bits, the interrupt is cleared.

When the interrupt source is a parity/MP or CRC error, the status bits can be reset by reading the receive data. In bit synchronous mode, when the last character to be transferred has been read from the receive buffer at completion of frame transfer, the MSCI status register 2 (MST2) bit values are transferred to the MSCI frame status register (MFST), and MST2 is reset. Table 4-16 shows interrupt types, sources and methods of clearing.

HITACHI 241

Table 4-16. Internal Interrupts, Their Sources and Clearing Methods

	Interrupt					
Interrupt Type	Status Bit	Enable Bit	Interrupt Source	Source Status Bit	Enable Bit	Clear Procedure*1
TXRDY	TXRDY	TXRDYE	Transmit ready	_	_	Write to transmit
interrupt						buffer until it
						becomes full; or,
						disable transmitter.
RXRDY	RXRDY	RXRDYE	Receive ready	_	_	Read data from
interrupt						receive buffer until
						it becomes empty.
TXINT	TXINT	TXINTE	① Underrun error	UDRN	UDRNE	① ③ Write 1 to
interrupt						status bits.
			② Transmitter idle	IDL	IDLE	② Write
			③ CTSM line level	CCTS	CCTSE	transmit data to
			change			exit other state.
RXINT	RXINT	RXINTE	① SYN pattern	SYNCD/	SYNCDE/	Set the status bit to
interrupt			detection/flag	FLGD	FLGDE	1.
			detection			
			© DCDM line	CDCD	CDCDE	PMP: Read the
			level change			receive data thus
			③ Break start	BRKD/	BRKDE/	making next data
			detection/abort	ABTD/	ABTDE/	available to be
			detection/GA	GAPD	GAPDE	read.*2
			pattern detection			
			Break stop	BRKE/	BRKEE/	CRCE:
			detection/idle	IDLD	IDLDE	Automatically
			start detection			cleared when the
			⑤ Receive frame	EOM*4	EOME	CRC calculation
			end (MST2)			result is normal.*3
			(

SHRT*4

SHRTE

bit = 1/short

frame detection

Table 4-16. Internal Interrupts, Their Sources (cont.)

Interrunt

	ınterrupi					
Interrupt Type	Status Bit	Enable Bit	Interrupt Source	Source Status Bit	Enable Bit	Clear Procedure* ¹
RXINT interrupt	RXINT	RXINTE	② Parity error/ abort end frame detection	PE/ABT*4	PEE/ABTE	Set the status bit to 1.
			® Framing error detection/residue bit frame detection	FRME/ RBIT* ⁴	FRMEE/ RBITE	PMP: Read the receive data thus making next data
			Overrun error	OVRN*4	OVRNE	available to be read.*2
			® CRC error	CRCE*4	CRCEE	
			1 Receive frame	EOMF	EOMFE	CRCE:
			end (MFST)			Automatically
						cleared when the CRC calculation result is normal.*3

^{*1} The RXINT interrupt source can also be cleared by issuing a channel or RX reset command. The TXRDY and TXINT interrupt sources can also be cleared by issuing a channel reset or TX reset command.

^{*2} While the parity/MP bit of the next data is 0, this is cleared when the RXRDY bit is set to 1 after a read (when the next data is available to be read).

^{*3} CRC calculation results can be read from CRCE bit when the CRCCC bit of MSCI mode register 0 is 1. For details of CRCE bit timing, see "Error Check" in section 4.3.2 "Byte Synchronous Mode" and "Error Check" in section 4.3.3 "Bit Synchronous Mode."

^{*4} When the last character has been read from the receive buffer at completion of receive frame transfer, the MSCI status register 2 (MST2) bit values are transferred to the MSCI frame status register (MFST) and MST2 is reset.

4.7.3 Interrupt Enable Conditions

The conditions for the TXRDY, RXRDY, TXINT, and RXINT interrupt requests are listed below.

(1) TXRDY interrupt request condition

TXRDY: TXRDY•TXRDYE

(2) RXRDY interrupt request condition

RXRDY: RXRDY•RXRDYE

(3) TXINT interrupt request condition

TXINT: TXINT•TXINTE

where TXINT = UDRN•UDRNE + IDL•IDLE + CCTS•CCTSE

(4) RXINT interrupt request condition

RXINT: RXINT•RXINTE

where RXINT = (SYNCD/FLGD)•(SYNCDE/FLGDE) + CDCD•CDCDE

+ (BRKD/ABTD/GAPD)•(BRKDE/ABTDE/GAPDE)

+ (BRKE/IDLD) • (BRKEE/IDLDE) + EOM • EOME

+ (PMP/SHRT)•(PMPE/SHRTE) + (PE/ABT)•(PEE/ABTE)

+ (FRME/RBIT) • (FRMEE/RBITE) + OVRN • OVRNE

+ CRCE•CRCEE + EOMF•EOMFE

Figure 4-47 shows the logic flow for interrupt requests, and the status and enable bits of each register.




Figure 4-47. Logic Flow for Interrupt Requests, Status and Enable Bits

4.8. Application Examples

4.8.1 Serial Data Transfer by the CPU and DMAC

Transferring Transmit Data

Polling

The CPU determines the transfer buffer write timing by monitoring the TXRDY bit of MST0. The TXRDY interrupt must be disabled.

• Interrupts

The CPU transfers data to the transmit buffer when a TXRDY interrupt is issued. The TXRDY interrupt is issued by setting the TXRDYE bit to 1 during the TX ready state (specified by the TXRDYC bit in MCTL). At this time, the on-chip DMAC must be disabled for transfer requests.

· DMA transfer

The on-chip DMAC controls data write to the transmit buffer using the DMA transfer request signal. This signal is asserted when the TXRDY bit is set. The TXRDYC bit must be 1 and the TXRDY interrupt must be disabled.

Transferring Receive Data

Polling

The CPU determines the receive buffer data read timing by monitoring the RXRDY bit in MST0. The RXRDY interrupt must be disabled.

Interrupts

The CPU transfers data to the receive buffer when an RXRDY interrupt is issued. The RXRDY interrupt can be enabled by setting the RXRDYE bit to 1. The on-chip DMAC must be disabled for transfer requests.

DMA transfer

The on-chip DMAC controls data read from the receive buffer using the DMA transfer request signal. This signal is asserted when the RXRDY bit is set. The RXRDY interrupt must be disabled.

4.8.2 Maximum Bit Rate

Table 4-17 lists the maximum bit rates for the MSCI assuming a CPU clock frequency ($f\phi$) = 10 MHz. When these bits rates are exceeded, normal data transfer is not guaranteed.

Table 4-17. Maximum Bit Rates

	Clock Mode	External Clock	BRG	Clock Extraction					
				Sampling Clock = External*4			Sampling Clock = BRG*5		
Protocol Mode				×8	×16	×32	×8	×16	×32
Asynchronous	1/64	62.5k*1	78.1k* ³	_	_	_			_
	1/32	125k*1	156.3k* ³	_	_	_	_	_	_
	1/16	250k*1	312.5k* ³	-	_			_	
	1/1	4.0M*1 *6	4.0M* ¹		_	_		_	_
Byte synchronous	1/1	*2 7.1M* ⁶	*3 5M*6	2.2M	1.1M	0.5M	1.25M	0.62M	0.31M
Bit synchronous (HDLC) mode	1/1	*2 7.1M* ⁶	*3 5M* ⁶	2,2M	1.1M	0.5M	1.25M	0.62M	0.31M
Bit synchronous (loop) mode	1/1	*1 4.0M* ⁶	4.0M* ¹	2.2M	1.1M	0.5M	1.25M	0.62M	0.31M

 $(\emptyset \operatorname{clock} (f\emptyset) = 10 \text{ MHz})$

This is the same as the maximum rate for receive clock noise suppression.

Supplementary Explanation

The above table gives the maximum frequencies available when the transmitter and receiver are operating independently. In the configuration shown in figure 4-48, the maximum bit rates will be lower than those listed in the table.

^{*1} $f \phi + 2.5 \times (clock mode)$

^{*2} $f \phi + 1.4 \times (clock mode)$

^{*3} $fø + 2 \times (clock mode)$

^{*4 17.6} Mbps + (sampling clock rate)

^{*5} fø + (sampling clock rate)

^{*6} See "Supplementary Explanation."




Figure 4-48. Transmission/Reception Between HD64180S Chips

In the 1/1 clock mode, transmit data becomes stable after delay time troops from the trailing edge of the input clock.

The receiver samples data at the leading edge of the input clock. The minimum low level time of the input clock is:

tL = tTDD1M + tRDS1M

where, trdsim is the receiver set-up time.

In the configuration shown in figure 4-48 the maximum frequency that can be used with this low-level width becomes the maximum bit rate.




Figure 4-49. Input Clock and Transmit Data

For example, when $t_{TDD1M} = 310$ ns and $t_{RDS1M} = 90$ ns, the low level time of the clock is:

$$t_L = 310 \text{ ns} + 90 \text{ ns} = 400 \text{ ns}$$

If the duty ratio of this clock is 50%, the clock frequency is:

$$400 \text{ ns} + 400 \text{ ns} = 800 \text{ ns}$$

Therefore, the maximum bit rate is:

$$\frac{1}{800 \text{ ns}} = 1.25 \text{ Mbps}$$

Accordingly, in the configuration shown in figure 4-48, to operate at the maximum bit rate in 1/1 clock mode, an external circuit must be provided to delay TXDM and to fix the level of TXD at the leading edge of TXC.

4.8.3 Example of Transmit by Programmed I/O (Bi-sync Mode)

(1) Initialization


MCMD	←	21H ① Channel reset
MMD0	←	44H Sets bi-sync mode
		② Inhibits auto-enable
		Sets CRC-16 and initializes to all 0s
MMD2	←	00H
		② Sets full duplex mode
MCTL	←	11H ① TXRDY bit = 1 when transmit buffer is empty
		② Specifies idle pattern transmission
		Sets RTSM line high level output
MTXS	←	00H
MIE0	←	82H ® Enables TXINT interrupts
		② Enables TXRDY interrupts
MIE1	←	80H ® Enables underrun interrupts
MSA0	←	16H ® Sets SYN character

MSA1	←	16H	0 Sets SYN character
MIDL	←	XXH	© Sets leading pad or SYN character
MCMD	←	02H	© Enables transmit
MTRB	←	Transmit data	Transmits leading pad, then SYN character, then the transmit
			data.
MCMD	←	02H	© Enables transmit


MCMD: MSCI command register MMD0: MSCI mode register 0 MMD2: MSCI mode register 2 MCTL: MSCI control register MTXS: MSCI TX clock source register MIE0: MSCI interrupt enable register 0 MSCI interrupt enable register 1 MIE1: MSCI sync/address register 0 MSA0: MSCI sync/address register 1 MSA1: MSCI idle pattern register MIDL:

(2) Transmit processing routine

• TXRDY interrupt processing routine



• TXINT interrupt processing routine



4.8.4 Example of Receive by Programmed I/O (Bi-sync Mode)

(1) Initialization

MCMD	←	21H	① Channel reset
MMD0	←	44H	① Sets bi-sync mode
			② Inhibits auto-enable
			Sets CRC-16 and initialization to all 0s
MMD2	←	00H	① Sets NRZ code
			② Sets full duplex mode
MCTL	←	05H	① Specifies SYN character load
MRXS	←	00H	① Specifies receive clock RXCM input line
MIE0	←	41H	① Enables RXINT interrupts
			② Enables RXRDY interrupts
MIE1	←	10H	① Enables SYNCD interrupts
MIE2	←	08H	① Enables overrun interrupts
MSA0	←	16H	① Sets SYN character
MSA1	←	16H	① Sets SYN character
MCMD	←	12H	① Enables receive

MCMD: MSCI command register

MMD0: MSCI mode register 0 MMD2: MSCI mode register 2

MCTL: MSCI control register


MRXS: MSCI RX clock source register
MIE0: MSCI interrupt enable register 0
MIE1: MSCI interrupt enable register 1

MIE2: MSCI interrupt enable register 2 MSA0: MSCI sync/address register 0


MSA1: MSCI sync/address register 1

(2) Receive processing routine

• RXRDY interrupt processing routine.



• RXINT interrupt processing routine




4.8.5 Example of Transmit in DMA Chained Block Transfer Mode (bit synchronous HDLC mode)

Initialization

MCMD	←	21H © Channel reset
MMD0	←	87H ® Sets bit synchronous HDLC mode
		② Sets CRC-CCITT, and initializes to all 1s
MMD2	←	00H
		② Sets full duplex mode
MCTL	←	91H TXRDY bit = 1 when transmit buffer is not full
		Specifies transmission of flag and idle
		Sets RTSM line high level output
MTXS	←	00H
MIE0	←	80H ® Enables TXINT interrupt
MIE1	←	80H ® Enables underrun interrupt
MIDL	←	XXH
MCMD	←	02H ® Enables transmit

• TXINT interrupt processing routine




Note: An interrupt also occurs when the DMAC completes the transmission of a frame.

4.8.6 Example of Receive in DMA Chained Block Transfer Mode (bit synchronous HDLC mode)

Initialization

MCMD	←	21H	① Channel reset
MMD0	←	87H	® Sets bit synchronous HDLC mode
			② Sets CRC-CCITT, initializes to all 1s
MMD1	←	40H	① Sets single address 1
MMD2	←	00H	® Sets NRZ code
			② Sets full duplex mode
MCTL	←	01H	® Specifies FCS no-load
MRXS	←	00H	
MIE0	←	40H	
MIE1	←	03H	® Enables abort detection interrupt
			② Enables idle detection interrupt
MSA0	←	XXH	® Secondary station address
			(Sets DMAC register)
MCMD	←	02H	® Enables receive

• RXINT interrupt processing routine



Note: An interrupt is also generated when the DMAC completes the reception of a frame.

4.9 Reset Operation

The MSCI is reset to the following condition:

- (1) The receiver and transmitter are disabled, and the transmit/receive buffers are cleared.
- (2) The input/output lines (RXCM and TXCM) are set for input, and the output lines (TXDM and RTSM) are placed in inactive.
- (3) All the internal registers are reset, and the following modes are selected.
- Asynchronous mode (stop bit length of 1, character length of 8 bits, 1/1 clock rate, no parity).
- Full-duplex communication with NRZ code is selected.
- The transmit/receive status bits and interrupt enable bits are cleared.
- The TXCM line input is selected for use as the transmit clock and the RXCM line input as the receive clock.
- The ADPLL and baud rate generator are initialized.

Section 5. Asynchronous Serial Communications Interface/ Clocked Serial I/O Port (ASCI/CSIO)

5.1 Overview

The asynchronous serial communications interface/clocked serial I/O port (ASCI/CSIO) supports asynchronous and clocked serial communications.

ASCI/CSIO functions in the asynchronous mode are a subset of MSCI functions in the asynchronous mode.*1 In addition, the ASCI/CSIO can communicate with various asynchronous communications chips, such as the Universal Asynchronous Receiver/Transmitter (UART), Asynchronous Communications Interface Adapter (ACIA), HD64180, and the HD6301.

In the clocked serial mode, the ASCI/CSIO can interface with chips having a clocked serial communications capability, such as the HD64180 and the HD6301.

The operating mode (asynchronous or clocked serial) is selected using mode register 0 (MD0).*2 MD0 is one of 16 internal registers dedicated to the ASCI/CSIO.

When operated in the asynchronous mode, the ASCI/CSIO and MSCI allow program portability. There are, however, some restrictions that must be observed.*3

- *1 See section 5.3.1 "Asynchronous Mode."
- *2 For details of the MD0, see section 5.2.1 "ASCI Mode Register 0 (MD0)."
- *3 See section 5.8 "Generating MSCI-Compatible Programs."

5.1.1 Functions

Features of the ASCI/CSIO include:

- · Choice of asynchronous or clocked serial mode
- NRZ coding
- · Full duplex, auto-echo, and local loop-back mode
- Separate transmit and receive buffers (double buffer)

Modem control signals automatically controlled by auto-enable function
 CTSA (Clear To Send): General-purpose line for input/transmit enable/transition-triggered interrupt
 DCDA (Data Carrier Detect): General-purpose line for input/receive carrier detection/transition-triggered interrupt

RTSA (Request To Send): General-purpose line for output/transmit request

- · Internal programmable baud rate generator
- · Choice of external clock or internal baud rate generator as the clock source
- Data transmission rate selectable in the range of 0 to 4 Mbps (using a 10-MHz system clock)
- Four internal interrupt signals RXRDY, TXRDY, RXINT, and TXINT

The features of the asynchronous and clocked serial modes are outlined below:

- (1) Asynchronous Mode
- · Full duplex
- 7- or 8-bit characters (Transmit and receive lengths can be set independently.)
- Stop bit length: 1 or 2 bits
- · Even, odd, or no parity
- · Parity, overrun, and framing error detection
- · Break generation and detection
- Multiprocessor communications support
- Bit rate: 1/1, 1/16, 1/32, or 1/64 of clock frequency

(2) Clocked Serial Mode

- Full duplex
- 7- or 8-bit characters
- Even, odd, or no parity
- · Parity, overrun, and framing error detection
- Bit rate: 1/1 of clock frequency

5.1.2 Configuration and Operation

Figure 5-1 shows a block diagram of the ASCI/CSIO. Receive data is input to the RX buffer via the RXDA line, and bit status, such as parity error, framing error and MP bit, is checked. The receive data is then passed to the receive shift register, and the character is assembled for sending to the receive buffer. The receive status is set in ASCI status register 2 (ST2). The CPU can read the receive data and access this status via the internal data bus.

Transmit data is first written to the transmit buffer and then passed to the transmit shift register where the parity/MP bit, start bit, stop bit, etc., is appended to it. The data is output from the TXDA line. The TX controller controls shift operations in the transmit shift register and data loading from the transmit buffer. It also indicates transmit status, and issues TXRDY and TXINT interrupt request signals.

The RX controller controls shift operations in the receive shift register and data transfers to the receive buffer. It also indicates receive status, and issues RXRDY and RXINT interrupt request signals.




Figure 5-1. ASCI/CSIO Block Diagram

5.1.3 Registers

Details of the ASCI/CSIO's 16 dedicated registers are given in table 5-1. These registers are used to select the operating mode (asynchronous or clocked serial), communications protocol, bit rate, and transmit/receive control parameters.

Table 5-1. ASCI Registers

	I/O	Initial Value*1	Read/
Symbol	Address	MSB↔LSB	Write*2
MD0	0043H	00000000	R/W
MD1	0044H	00000000	R/W
MD2	0045H	00000000	R/W
CTL	0046H	0000001	R/W
RXS	004BH	00000000	R/W
TXS	004CH	00000000	R/W
TMC	004AH	0000001	R/W
CMD	0042H	-	W
ST0	0039H	00000000	R
ST1	003AH	00000000	R/W
ST2	003BH	00000000	R/W
ST3	003CH	0000XX*300	R
IE0	003EH	00000000	R/W
IE1	003FH	00000000	R/W
IE2	0040H	00000000	R/W
TRB	0038H	XXXXXXXX	R/W* ⁴
	MD0 MD1 MD2 CTL RXS TXS TXS TMC CMD ST0 ST1 ST2 ST3 IE0 IE1 IE2	Symbol Address MD0 0043H MD1 0044H MD2 0045H CTL 0046H RXS 004BH TXS 004CH TMC 004AH CMD 0042H ST0 0039H ST1 003AH ST2 003BH ST3 003CH IE0 003EH IE1 003FH IE2 0040H	Symbol Address MSB→LSB MD0 0043H 00000000 MD1 0044H 00000000 MD2 0045H 00000000 CTL 0046H 00000001 RXS 004BH 00000000 TXS 004CH 00000000 TMC 004AH 00000001 CMD 0042H - ST0 0039H 00000000 ST1 003AH 00000000 ST2 003BH 00000000 ST3 003CH 0000XX*³00 IE0 003EH 00000000 IE1 003FH 00000000 IE2 0040H 000000000

(X: Undefined value)

^{*1} Registers are set to the initial value by a hardware reset or by a reset command.

^{*2} The functions set in the registers differ depending on the operating mode (asynchronous or clocked serial). For details, see section 5.2 "Registers."

^{*3} Bits 2 and 3 of ASCI status register 3 read the $\overline{\text{CTSA}}$ and $\overline{\text{DCDA}}$ line levels.

^{*4} The ASCI TX/RX buffer register serves as a receive buffer during read operations and as a transmit buffer during write operations.

5.2 Registers


The ASCI/CSIO has 16 registers that are used to select the operating mode and to control the transceiver, receiver and baud rate generator. These registers can be accessed by CPU I/O instructions.

5.2.1 ASCI Mode Register 0 (MD0)

This register is used to specify the operating mode (asynchronous or clocked serial), use of the autoenable function, and the stop bit length (1 or 2 bits) for the asynchronous mode.

The ASCI mode register 0 is reset at the following times:

• When a hardware reset or channel reset command is issued.



^{*1} Reserved. These bits always read 0 and should be set to 0.

^{*2} Reserved. Read values are undefined. These bits can be set to either 0 or 1.

^{*3} Reserved. If these bits are selected, normal operation is not guaranteed.

Bits 7-5: PRTCL2-0 (protocol mode)

These bits specify the communications protocol (asynchronous or clocked serial). A channel reset command must be issued before rewriting these bits. If these bits are changed during operation, correct operation can not be guaranteed.

PRTCL2	PRTCL1	PRTCL0	Function	
0	0	0	Specifies asynchronous mode	
0	0	1	Reserved	
:	:	:		
1	0	1		
1	1	0	Specifies clocked serial mode	
1	1	1	Reserved	
1 1 1	0 1 1	1 0 1		

Bit 4: AUTO (auto-enable)

This bit specifies the function of the modem control signals (CTSA, DCDA, and RTSA). This specification is same for both the asynchronous and clocked serial modes.

• Asynchronous/clocked serial mode

AUTO	Function
0	The $\overline{\text{CTSA}}$ and $\overline{\text{DCDA}}$ lines are used for general input and the $\overline{\text{RTSA}}$ line is used for
	general output. These lines function independently of the ASCI/CSIO.
1	Specifies the use of the auto-enable function. When the auto-enable function is used, the
	CTSA, DCDA, and RTSA lines can be used as modem control lines for an RS-232C
	interface, etc. $\overline{\text{CTSA}}$ is used to control transmission operations. If the $\overline{\text{CTSA}}$ input is high,
	data transfer from the transmit buffer to the transmit shift register is inhibited. After
	transmitting the contents of the transmit shift register, the transmitter enters the idle state.
	\overline{DCDA} is used to control reception operations. When \overline{DCDA} input is high, reception is
	inhibited. If DCDA goes high during character assembly, the data being assembled is lost.
	However, the data in the receive buffer is retained. The RTSA output is affected by
	transmission operation; it is held low regardless of the value of the RTS bit in CTL. When a
	transmission is not in progress (TX disable or idle status), the RTSA line outputs the RTS bit
	value.

Figures 5-2 (a) and (b) show modem control signal (\overline{RTSA}) timing. The \overline{RTSA} output during writing to the transmit buffer (TRB) is provided at the falling edge of the T3 state. After data transmission, the \overline{RTSA} output is set to the high level one clock cycle after the TXDA line is set to mark.




Figure 5-2. (a) Modem Control Signal Timing
(Auto-enable, 7 bits/character, no parity, 1/1 clock mode)




Figure 5-2. (b) Modem Control Signal Timing

Bits 3-2: Reserved. These bits always read 0 and should be set to 0.

Bits 1-0: STOP1-0 (Stop bit length)

These bits specify the length of the stop bit appended to transmit data in the asynchronous mode. These bits can be rewritten during operation. In this case, the new value applies immediately to the character currently in the transmit buffer.

· Asynchronous mode

STOP1	STOP0	Function
0	0	Stop bit length is 1
0	1	Reserved
1	0	Stop bit length is 2
1	. 1	Reserved

· Clocked serial mode


Reserved. Read values are undefined. These bits can be set to either 0 or 1.

5.2.2 ASCI Mode Register 1 (MD1)

This register is used to specify the relationship between the bit rate and the transmit clock, the receive clock, the transmit character length, the receive character length, and whether or not the parity/MP bit is to be used.

This register is reset at the following times:

• When a hardware reset or channel reset command is issued.



Bits 7-6: BRATE1-0 (Bit rate)

These bits specify the relationship between the bit rate and the transmit/receive clock in the asynchronous mode.

In the clocked serial mode, these bits should be set to 00 (only the 1/1 clock is available).

· Asynchronous mode

BRATE1	BRATE0	Function
0	0	Bit rate = 1/1 of the clock rate
0	1	Bit rate = $1/16$ of the clock rate
1	0	Bit rate = $1/32$ of the clock rate
1	1	Bit rate = 1/64 of the clock rate

· Clocked serial mode

These bits should be set to 00.

Bits 5-4: TXCHR1-0 (Transmit character length)

These bits specify the transmit character length. These bits can be changed during operation. In this case, the new value takes affect after the current character has been transmitted.

· Asynchronous/Clocked serial mode

TXCHR1	TXCHR0	Function
0	0	Transmit character length = 8 bits
0	1	Transmit character length = 7 bits
1	0	Reserved
1	1	Reserved

Bits 3-2: RXCHR1-0 (Receive character length)

These bits specify the receive character length. These bits can be changed during operation. In this case, the new value takes affect after the current character has been received.

· Asynchronous/Clocked serial mode

RXCHR1	RXCHR0	Function
0	0	Receive character length = 8 bits
0	1	Receive character length = 7 bits
1	0	Reserved
1	1	Reserved

Bits 1-0: PMPM1-0 (Parity/Multiprocessor mode)

These bits specify whether to use the parity or multiprocessor (MP) bit in the asynchronous mode. These bits can be changed during operation. In this case, the new value takes effect from the next transmit/receive character.

• Asynchronous/Clocked serial mode

PMPM1	PMPM0	Function
0	0	Neither parity nor MP bit is appended, and parity check not performed
0	1	MP bit is appended (The actual MP bit value is specified by command)*
1	0	Even parity bit is appended and parity check performed
1	1	Odd parity bit is appended and parity check performed

^{*} See section 5.2.8 "ASCI Command Register (CMD)."

5.2.3 ASCI Mode Register 2 (MD2)

This register is used to specify full duplex, auto-echo, or local loop-back mode for the channel connection. The mode determines how the transmit/receive data is handled on the TXDA and RXDA lines.

The register is reset at the following times:

• When a hardware reset or channel reset command is issued.

	7	6	5	4	3	2	1	0
Async	_*1	_*1	_*1	_*1	_*1	_*1	CNCT1	CNCT0
Clocked Serial								
Read/Write	-	_	-	_	-	_	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0
						00: 01: 10:	annel Conne Full duplex Auto-echo Reserved*	2

Bits 7-2: Reserved. These bits always read 0 and should be set to 0.

Bits 1-0: CNCT1-0 (Channel connection)

· Asynchronous/Clocked serial mode

CNCT1	CNCT0	Function
0	0	Full duplex mode (normal transmit/receive operation)
0	1	Auto-echo mode
		The RXDA line input is output directly to the TXDA line; reception is
		allowed; transmission is not.
1	0	Reserved
1	1	Local loop-back mode
		The transmit shift register output is internally connected to the receive
		shift register input to loop-back the transmit data. The TXDA line
		echoes the RXDA line input and the TXCA line echoes the RXCA line
		input.

 ^{*1} Reserved. These bits always read 0 and should be set to 0.
 *2 Reserved. If this setting is used, normal operating is not guaranteed.

5.2.4 ASCI Control Register (CTL)

This register is used to send a break in the asynchronous mode and to specify the $\overline{\text{RTSA}}$ line output level in the asynchronous and clocked serial modes.

This register is reset at the following times:

• When a hardware reset or channel reset command is issued.

The BRK bit is also cleared by a TX reset command.

	7	6	" 5	4	3	2	1	0
Async	_*	_*	_*	_*	BRK	_*	-*	RTS
Clocked Serial								
Read/Write	-	-	-	-	R/W	-	-	R/W
Initial Value	0	0	0	• Asy 0: C 1: C • Clo	0 	pperation) and)	0: F 0 1: F	uest to Send RTSA low level output RTSA high level output

^{*1} Reserved. These bits always read 0 and should be set to 0.

Bits 7-4: Reserved. These bits always read 0 and should be set to 0.

Bit 3: BRK (Break send)

This bit is used to initiate a break in the asynchronous mode. In the clocked serial mode, this bit should be set to 0.

• Asynchronous mode

BRK	Function
0	No break sent (Normal operation)
1	When this bit is set to 1, the TXDA line goes low (space) at the falling edge of the next
	transmit clock. To send a break, this state must continue for two or more character cycles.

The BRK bit is cleared by a TX reset command. For details on break, see "Break send and detection" in section 5.3.1 "Asynchronous Mode."

· Clocked serial mode

This bit should be set to 0.

Bits 2-1: Reserved. These bits always read 0 and should be set to 0.

Bit 0: RTS (Request to send)

This bit specifies the \overline{RTSA} output level. For the \overline{RTSA} line level changes when auto-enable is used. See section 5.2.1 "ASCI Mode Register 0."

• Asynchronous/Clocked serial mode

RTS	Function
0	RTSA line output is low.
1	RTSA line output is high.

5.2.5 ASCI RX Clock Source Register (RXS)

This register is used to specify the receive clock source in the asynchronous mode and to select the master/slave mode of the receiver in the clocked serial mode

The register is reset at the following times:

• When a hardware reset or channel reset command is issued.

	7	6	5	4	3	2	1	0
Async	_*1	DV000	DV00.	5,422			. 0	
Clocked Serial	"1	RXCS2	RXCS1	RXCS0	_*2	_*2	_* 2	_*2
Read/Write	_	R/W	R/W	R/W	-	-	-	-
Initial Value	0	0	0	0	0	0	0	0
		Receiv	e Clock Sou	rce		RX Maste	r/Slave Mod	e Select
		 Asyn 	chronous m	ode		 Clocked 	serial mode	
		000: R	XCA line inp	ut		000: Slave	e mode	
		100: Ir	nternal baud	rate genera	tor	100: Mast	ter mode	
		(BRG) output			Others: F	Reserved* 3	
		Others	: Reserved	•3				

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bits 6-4: RXCS2-0 (Receive clock source)

· Asynchronous mode

In the asynchronous mode, these bits are used to select the receive clock source.

RXCS2	RXCS1	RXCS0	Function
0	0	0	The clock input to the RXCA line is used.
0	0	1	Reserved
0	1	0	
0	1	1	
1	0	0	The internal BRG output is used. BRG parameters are set
			in the ASCI TX clock source register (TXS) (bits 3-0)
			and the time constant register (TMC). The RXCA line
			outputs the internally generated receive clock.
1	0	1	Reserved
1	1	0	
1	1	1	

 ^{*1} This bit always reads 0 and should be set to 0.
 *2 Reserved. These bits always read 0. Set these bits equal to the TXBR3-0 bits (bits 3-0) in TXS. See section 5.2.6 "ASCI TX Clock Source Register (TXS)."

^{*3} Reserved. If any other settings are selected, normal operation is not guaranteed.

· Clocked serial mode

These bits specify the master or slave mode. For details regarding each mode, see section 5.3.2 "Clocked Serial Mode." When the receiver is used in the master mode, the transmitter must also be in the master mode. Normal operation is not guaranteed if the transmitter is used in the slave mode. These bits should be changed when both the transmitter and receiver are in the disable or idle state.

RXCS2	RXCS1	RXCS0	Function
0	0	0	Slave mode
0	0	1	Reserved
0	1	0	
0	1	1	
1	0	0	Master mode (When the receiver is placed in the master
			mode, the transmitter must also be placed in the master
			mode.)
1	0	1	Reserved
1	1	0	
1	1	1	

Bits 3-0: Reserved. Set these bits equal to the TXBR3-0 bits (bits 3-0) in the ASCI TX clock source register. See section 5.2.6 "ASCI TX Clock Source Register (TXS)."

5.2.6 ASCI TX Clock Source Register (TXS)

This register is used to select the transmit clock source, the internal baud rate generator (BRG) clock rate in the asynchronous mode, the transmit mode (slave or master), and the internal BRG clock rate in the clocked serial mode.

The register is reset at the following times:

• When a hardware reset or channel reset command is issued.

	7	6	5	4	3	2	1	0
Async	_ + 1	TXCS2	TXCS1	TXCS0	TXBR3	TXBR2	TXBR1	TXBR0
Clocked Serial								
Read/Write	-	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Initial Value	0	0	0	0	0	0	0	0
Asynchro OO0: TXC/ 100: Intern	nal baud rate erator (BRG) ut	TX M • Clo	aster/Slave cked serial n Slave mode Master mod s: Reserve	node e	!	• C 000 000 001 001	d Rate lock division 0: 1/1	01: 1/32 0: 1/64 1: 1/128 00: 1/256 01: 1/512

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bits 6-4: TXCS2-0 (Transmit clock source)

• Asynchronous mode

In the asynchronous mode, these bits are used to select the transmit clock source.

TXCS2	TXCS1	TXCS0	Function
0	0	0	The clock input to the TXCA line is used.
0	0	1	Reserved
0	1	0	
0	1	1	
1	0	0	The internal BRG output is used. BRG parameters are set in the ASCI TX clock source register (TXS) (bits 3-0) and the time constant register (TMC). The TXCA line outputs the internally generated transmit clock. For details, see section 5.5 "Baud Rate Generator."
1	0	1	Reserved
1	1	0	
1	1	1	

 ^{*1} Reserved. This bit always reads 0 and should be set to 0.
 *2 Reserved. If set to other values, normal operation is not guaranteed.

• Clocked serial mode

In the clocked serial mode, these bits are used to select the master or slave mode for the transmitter.

These bits should be changed only when both the transmitter and the receiver are in the disable or idle state.

TXCS2	TXCS1	TXCS0	Function
0	0	0	Slave mode
0	0	1	Reserved
0	1	0	
0	1	1	
1	0	0	Master mode
1	0	1	Reserved
1	1	0	
1	1	1	

For the details of each mode, see section 5.3.2 "Clocked Serial Mode."

Bits 3-0: TXBR3-0 (Baud rate)

These bits specify the transmit/receive clock rate output by the internal BRG. The transmit/receive BRG output is generated by dividing the reload timer output frequency. These bits specify the division ratio. Setting values and division ratios are given below. For details, see section 5.5 "Baud Rate Generator."

• Asynchronous/Clocked serial mode


TXBR3	TXBR2	TXBR1	TXBR0	Division Ratio
0	0	0	0	1/1
0	0	0	1	1/2
0	0	1	0	1/4
0	0	1	1	1/8
0	1	0	0	1/16
0	1	0	1	1/32
0	1	1	0	1/64
0	1	1	1	1/128
1	0	0	0	1/256
1	0	0	1	1/512
1	0	1	0	Reserved
	:			
1	1	1	1	

5.2.7 ASCI Time Constant Register (TMC)

This register is used to specify the value to be loaded into the reload timer (inside the internal BRG). The specified value is used for both transmit and receive.

This register is reset at the following times:

• When a hardware reset or channel reset command is issued.



Bits 7-0: TMC 7-0 (Time Constant)

· Asynchronous/Clocked serial mode

These bits are used to specify the value (1-256) to be loaded into the reload timer (inside the internal BRG). The specified value is used for both transmit and receive. (When 0 is specified, 256 is assumed.) The reload timer output frequency is:

fø/TMC

where, fø is the CPU clock frequency and TMC is the value of the time constant register. In the asynchronous mode, the actual baud rate is determined by the values of: TMC (1-256), TXBR (0-9 determined by the TXBR3-0 bits (bits 3-0) of the TX clock source register), and CM* (clock mode = bit rate/clock rate). In the clocked serial mode, this is determined by the values of TMC and TXBR. For details, see section 5.5 "Baud Rate Generator."

* The clock mode is specified by the BRATE1-0 bits (bits 7 and 6) in MD1.

5.2.8 ASCI Command Register (CMD)

This register is used in the asynchronous or clocked serial mode to specify the commands that control various ASCI transmission and reception operations.

This register is a write-only register and always reads 00H.

	7	6	5	4	3	2	1	0
Async	_*1	- *1	CMD5	CMD4	CMD3	CMD2	CMD1	CMDo
Clocked Serial								
Read/Write	-	_	W	w	w	W	W	w
Initial Value	_	-	_	_	_	_	-	_
• Transmit co 000001: TX r 000010: TX e 000011: TX c 001000: MP l	reset enable disable		010001: 010010: 010011:	Command e commands RX reset RX enable RX disable Search MP		10	Other commons. Chargon	innel reset operation
001000: IXI								

- *1 Reserved. These bits always read 0 and should be set to 0.
- *2 Reserved. If other settings are used, normal operation is not guaranteed.

Bits 7 and 6: Reserved. These bits always read 0 and should be set to 0.

Bits 5-0: CMD5-0 (Command)

• Asynchronous/Clocked serial mode

The command set includes transmit and receive commands as well as a channel reset command and a no operation code. The codes and functions for each command are given in tables 5-2 through 5-4.

(1) Transmit commands

Table 5-2. Transmit Commands

Command Name (set value)	Function
TX reset (01H)	Immediately places the transmitter in the TX disable state (the
	transmit line goes high (mark)). The transmit buffer is cleared,
	bit 1 of STO, and the BRK bit in CTL are cleared.
	Other registers are not affected.
TX enable (02H)	Places the transmitter in the idle state (the transmit line goes to
	mark if it is in the TX disable state).
TX disable (03H)	Forcibly disables the TXRDY state (TXRDY bit in ST0 reset).
	The contents of the transmit buffer and transmit shift register are
	transmitted, then the transmitter enters the disable state.
MP bit on (08H)	An MP bit (value 1) is appended to the transmit data. This
	command is valid only for the next character loaded into the
	transmit buffer.
TX buffer clear (09H)	Clears the transmit buffer. Other registers are not affected.

(2) Receive commands

Table 5-3. Receive Commands

Command Name (set value)	Function			
RX reset (11H)	Stops the receive shift register and places the receiver in the RX			
	disable state.			
	The receive buffer is cleared and bit 0 in ST0 is reset.			
	Other registers are not affected.			
RX enable (12H)	If the receiver is in the RX disable state when this command is			
	issued, the receiver enters the start bit search state.			
RX disable (13H)	Immediately places the receiver in the disable state.			
	The receive shift register contents are lost. However, the receive			
	buffer is not affected.			
Search MP bit (16H)	Inhibits the transfer of characters with MP bit = 0 to the receive			
	buffer. This function continues until a character with MP bit = 1			
	is received.			

(3) Other commands

Table 5-4. Other Commands


Command Name (set value)	Function
Channel reset (21H)	Immediately places the transmitter and receiver in the disable
	state, clears the transmit and receive buffers, and resets all
	registers to their initial values (same as hardware reset).
No operation (00H)	The transmitter and receiver operate normally.

5.2.9 ASCI Status Register 0 (ST0)

This register is used in the asynchronous and clocked serial mode to indicate the status of interrupts TXINT and RXINT, as well as the status of the transmit and receive buffers.

This register is reset at the following times:

- When a hardware reset or channel reset command is issued.
- When the system stop mode is entered.



Bit 7: TXINT (TXINT interrupt)

This bit indicates the TXINT interrupt status. When both this bit and the TXINTE bit in IEO are 1, a TXINT internal interrupt request is issued to the CPU.

• Asynchronous/Clocked serial mode

TXINT	Function
0	A TXINT interrupt request has not been issued.
1	A TXINT interrupt request has been issued.
	The TXINT value is determined by
	TXINT = IDL•IDLE + CCTS•CCTSE
	IDL and CCTS are bits 6 and 3 of ST1
	IDLE and CCTSE are bits 6 and 3 of IE1
	This bit is set to 1 when:
	• The IDLE bit is set to 1 and idle state is entered.
	• The CCTSE bit is set to 1 and the $\overline{\text{CTSA}}$ line level is changed.

Bit 6: RXINT (RXINT interrupt)

This bit indicates the RXINT interrupt status. When both this bit and the RXINTE bit in IEO are 1, an RXINT interrupt request is issued to the CPU.

RXINT	Function
0	An RXINT interrupt request has not been issued.
1	An RXINT interrupt request has been issued.
	The RXINT bit is set when:
	(1) The CDCDE bit is set and \overline{DCDA} line level is changed.
	(2) The BRKDE bit is set and start of break is detected.
	(3) The BRKEE bit is set and end of break is detected.
	(4) The PMPE bit is set and parity bit, MP bit or receive data MSB is set to 1.
	(When the PMPM1-0 bits of MD1 is 10 or 11, the parity bit is set to 1, or
	When the PMPM1-0 bits of MD1 is 01, the MP bit is set to 1, or
	When the PMPM1-0 bits of MD1 is 00, the MSB is set to 1.)
	(5) The PEE bit is set and a parity error has occurred.
	(6) The FRMEE bit is set and a framing error is detected.
	(7) The OVRNE bit is set and an overrun error is detected.
	The RXINT value is determined by:
	RXINT = CDCD•CDCDE + BRKD•BRKDE + BRKE•BRKEE + PMP•PMPE+
	PE•PEE + FRME•FRMEE + OVRN•OVRNE
	The CDCD, BRKD, and BRKE bits are bits 2, 1 and 0 in ST1.
	The PMP, PE, FRME, and OVRN bits are bits 6, 5, 4 and 3 in ST2.
	The CDCDE, BRKDE, and BRKEE bits are bits 2, 1 and 0 in IE1.
	The PMPE, PEE, FRMEE, and OVRNE bits are bits 6, 5, 4 and 3 in IE2.

Bits 5-2: Reserved. These bits always read 0.

Bit 1: TXRDY (TX ready)

This bit is a read-only status flag that indicates whether or not data can be loaded into the transmit buffer. It is set to 1 when the transmitter is in the TX enable state and the transmit buffer is empty. At all other times this bit is 0.

When this bit and the TXRDYE bit (bit 1 in IEO) are 1, a TXRDY interrupt request is issued.

• Asynchronous/Clocked serial mode

TXRDY	Function
0	Indicates that the transmit buffer is not empty (data cannot be written to the transmit
	buffer).
1	Indicates that the transmit buffer is empty (data can be written to the transmit buffer).

Bit 0: RXRDY (RX ready)

This bit is a read-only status flag that indicates whether or not the receive buffer has data waiting to be read. It is set to 1 when the receive buffer has data, regardless of the RX enable/disable state. It reads 0 when the receive buffer has no data.

When this bit and the RXRDYE bit (bit 0 in IEO) are 1, an RXRDY interrupt request is issued.

· Asynchronous/Clocked serial mode

RXRDY	Function
0	Indicates that the receive buffer has no data.
1	Indicates that the receive buffer has data.

5.2.10 ASCI Status Register 1 (ST1)


This register indicates the transmitter idle state, \overline{CTSA} and \overline{DCDA} line level changes, and the detection of a break start or end.

When bits 3 and 6 in this register go to 1, they can be used to generate a TXINT interrupt.

When bits 2-0 of this register go to 1, they can be used to generate an RXINT interrupt.

The register is reset under the following conditions:

- When 1 is written to bit positions 3, 2, 1, or 0 of this register, the bit is cleared.
- Issuing a TX reset command clears bits 6 and 3.
- Issuing an RX reset command clears bits 2, 1, and 0.
- Issuing a channel reset command or entering system stop mode clears all the bits of this register.



* Reserved. These bits always read 0.

Bit 7: Reserved. This bit always reads 0 and can be set to either 0 or 1.

Bit 6: IDL (Transmitter idle state)

This bit indicates whether or not the transmitter is in the idle state.*

When this bit and the IDLE bit (bit 6 in IE1) are 1, a TXINT interrupt request is issued.

* The idle state is explained below.

Idle State

Asynchronous mode — No transmit data is available and the TXDA line is set to mark.
Clocked serial mode — The MSB of the previously transmitted data is retained.

· Asynchronous/Clocked serial mode

IDL	Function
0	The transmitter is not in the idle state.
1	The transmitter is in the idle state.

This bit is a read-only flag. It is cleared to 0 only when the transmitter leaves the idle state (for example, when data is loaded into the transmit buffer).

Bits 5 and 4: Reserved. These bits always read 0 and can be set to either 0 or 1.

Bit 3: CCTS (CTSA line level change)

This bit is set to 1 when the CTSA line level changes. It is cleared when 1 is written to this bit position.

When this bit and the CCTSE bit (bit 3 in IE1) are equal to 1, a TXINT interrupt request is issued to the CPU.

· Asynchronous/Clocked serial mode

CCTS	Function
0	The CTSA input level has not changed.
1	The CTSA input level has changed.

Bit 2: CDCD (DCDA line level change)

This bit is set to 1 when the \overline{DCDA} line level changes. It is cleared when 1 is written to this bit position.

When this bit and the CDCDE bit (bit 2 in IE1) are equal to 1, an RXINT interrupt request is issued to the CPU.

• Asynchronous/Clocked serial mode

CDCD	Function
0	The DCDA line input level has not changed.
1	The DCDA line input level has changed.

Bit 1: BRKD (Break start detection)

This bit is set to 1 when a break start is detected. It is cleared when 1 is written to this bit position. When this bit and the BRKDE bit (bit 1 in IE1) are 1, a RXINT interrupt request is issued.

· Asynchronous mode

BRKD	Function	
0	A break start has not been detected.	
1	A break start has been detected.	

· Clocked serial mode

This bit is never set to 1 in clocked serial mode.

Bit 0: BRKE (Break end detection)

This bit is set to 1 when a break end is detected. It is cleared when 1 is written to this bit position. When this bit and the BRKEE bit (bit 0) in IE1 are equal to 1, an RXINT internal interrupt request is issued to the CPU.

· Asynchronous mode

BRKE	Function
0	A break end has not been detected.
1	A break end has been detected.

· Clocked serial mode

This bit is never set to 1 in clocked serial mode.

5.2.11 ASCI Status Register 2 (ST2)


Since the ASCI/CSIO receive buffer has only 1 stage, the receive status is available in ST2 immediately after the character has been assembled.

This register indicates the parity/MP bit or the MSB value and whether or not parity errors, framing errors, or overrun errors have occurred.

This register is reset under the following conditions:

- Writing 1 to a bit in this register clears the bit.
- Issuing an RX reset or channel reset command resets the entire register.
- System stop mode resets the entire register.

The bits in this register can be used to generate an RXINT interrupt request.



* Reserved. These bits always read 0 and can be set to 0 or 1.

Bit 7: Reserved. This bit always reads 0 and can be set to 0 or 1.

Bit 6: PMP (Parity/MP bit)

This bit indicates the value of the parity bit when parity checking is selected (i.e. the PMPM1-0 bits of MD1 are set to 10 for even parity or 11 for odd parity).

When the MP bit is selected (i.e. the PMPM1-0 bits are set to 01), the value of the MP bit is indicated. The MSB of the received character is indicated when the parity/MP bit is not used (i.e. the PMPM1-0 bits are set to 00).

• Asynchronous/Clocked serial mode

PMP	Function
0	The parity bit, MP bit, or the received character MSB is 0.
1	The parity bit, MP bit, or the received character MSB is 1.

The PMP bit is changed when the receive buffer becomes ready to receive the next character.

This bit can be cleared by writing 1 to this bit position.

When this bit and the PMPE bit in IE2 are equal to 1, an RXINT interrupt request is issued to the CPU.

Bit 5: PE (Parity error)

· Asynchronous/Clocked serial mode

PE	Function
0	No parity error has occurred.
1	A parity error has occurred.

Once the PE bit is set, it is not cleared until 1 is written to this bit position or the receiver is reset. When this bit and the PEE bit (bit 5) in IE2 are equal to 1, an RXINT interrupt request is issued to the CPU.

Bit 4: FRME (Framing error)

· Asynchronous mode

FRME	Function
0	No framing error has occurred.
1	A framing error has occurred.

Once the FRME bit is set, it is not cleared until 1 is written to this bit position or the receiver is reset. When this bit and the FRMEE bit in IE2 are equal to 1, an RXINT interrupt request is issued to the CPU.

· Clocked serial mode

Framing errors cannot be detected in the clocked serial mode. When read, this bit is always 0.

Bit 3: OVRN (Overrun error)

• Asynchronous/Clocked serial mode

OVRN	Function
0	No overrun error has occurred.
1	An overrun error has occurred.

Once the OVRN bit is set, it is not cleared until 1 is written to this bit position or the receiver is reset. When this bit and the OVRNE bit in IE2 are equal to 1, an RXINT interrupt request is issued to the CPU.

Bits 2-0: Reserved. These bits always read 0 and can be set to 0 or 1.


5.2.12 ASCI Status Register 3 (ST3)

This register is used to indicate the levels of the $\overline{\text{CTSA}}$ and $\overline{\text{DCDA}}$ input lines and the enable/disable state of the transmitter and receiver.

This register is a read-only register.

The register is reset under the following conditions:

- Issuing a TX reset command clears bits 3 and 1.
- Issuing an RX reset command clears bits 2 and 0.
- Issuing a hardware reset command or a channel reset command resets the entire register.
- System stop mode resets the entire register.



- *1 Reserved. These bits always read 0.
- *2 Indicates that the value is undefined.

Bits 7-4: Reserved. These bits always read 0.

Bit 3: CTS (CTSA input line level)

This read-only bit indicates the level of the \overline{CTSA} input line. This bit is not used to generate an interrupt.

· Asynchronous/Clocked serial mode

CTS	Function
0	The CTSA input is low.
1	The CTSA input is high.

Bit 2: \overline{DCD} (\overline{DCDA} input line level)

This read-only bit indicates the level of the \overline{DCDA} input line. This bit is not used to generate an interrupt.

• Asynchronous/Clocked serial mode

DCD	Function
0	The DCDA input is low.
1	The DCDA input is high.

Bit 1: TXENBL (TX enable)

This read-only bit indicates the transmitter enable/disable state.

Issue a command to change the enable/disable state.

• Asynchronous/Clocked serial mode

TXENBL	Function
0	The transmitter is in the disable state.
1	The transmitter is in the enable state.

Bit 0: RXENBL (RX enable)

This read-only bit indicates the receiver enable/disable state. Issue a command to change the enable/disable state.


· Asynchronous/Clocked serial mode

RXENBL	Function
0	The receiver is in the disable state.
1	The receiver is in the enable state.

5.2.13 ASCI Interrupt Enable Register 0 (IE0)

This register is used to specify whether to enable/disable the TXINT, RXINT, TXRDY, or RXRDY internal interrupts. An interrupt request can only be generated when the STO status bit is set and the corresponding bit of this register is equal to 1.

For details about interrupts, see section 5.6 "Internal Interrupts."



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: TXINTE (TXINT interrupt enable)

• Asynchronous/Clocked serial mode

TXINTE	Function
0	Does not issue a TXINT internal interrupt request.
1	Issues a TXINT internal interrupt request when the TXINT bit of ST0 is 1.

Bit 6: RXINTE (RXINT interrupt enable)

• Asynchronous/Clocked serial mode

RXINTE	Function
0	Does not issue an RXINT internal interrupt.
1	Issues an RXINT internal interrupt request when the RXINT bit of ST0 is 1.

Bit 5-2: Reserved. These bits always read 0 and should be set to 0.

Bit 1: TXRDYE (TXRDY interrupt enable)

• Asynchronous/Clocked serial mode

TXRDYE	Function
0	Does not issue a TXRDY interrupt.
1	Issues a TXRDY interrupt request when the TXRDY bit of ST0 is 1.

Bit 0: RXRDYE (RXRDY interrupt enable)

• Asynchronous/Clocked serial mode


RXRDYE	Function
0	Does not issue an RXRDY interrupt.
1	Issues an RXRDY interrupt request when the RXRDY bit of ST0 is 1.

5.2.14 ASCI Interrupt Enable Register 1 (IE1)

This register is used to enable or disable a TXINT/RXINT internal interrupt originating from a status bit (IDL, CCTS, CDCD, BRKD, or BRKE) in ST1.

When a specific enable bit of this register and the corresponding status bit of ST1 are equal to 1, the TXINT bit or RXINT bit of ST0 is set. This causes a TXINT or RXINT interrupt request to be issued to the CPU.

For details about interrupts, see section 5.6 "Internal Interrupts."



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bit 6: IDLE (IDL interrupt enable)

This bit specifies whether or not to enable a TXINT internal interrupt originating in the IDL bit of ST1.

• Asynchronous/Clocked serial mode

IDLE	Function
0	Disables a TXINT internal interrupt originating in the IDL bit.
1	Enables a TXINT internal interrupt originating in the IDL bit.
	If the IDL bit in ST1 is 1, the TXINT bit in ST0 is set to 1 and a TXINT internal interrupt
	request is issued to the CPU.

Bits 5-4: Reserved. These bits always read 0 and should be set to 0.

Bit 3: CCTSE (CCTS interrupt enable)

This bit specifies whether or not to enable a TXINT internal interrupt originating in the CCTS bit of ST1.

• Asynchronous/Clocked serial mode

CCTSE	Function
0	Disables a TXINT internal interrupt originating in the CCTS bit.
1	Enables a TXINT internal interrupt originating in the CCTS bit.
	If the CCTS bit in ST1 is 1, the TXINT bit in ST0 is set to 1 and a TXINT internal
	interrupt request is issued to the CPU.

Bit 2: CDCDE (CDCD interrupt enable)

This bit specifies whether to enable an RXINT internal interrupt originating in the CDCD bit of ST1.

• Asynchronous/Clocked serial mode

CDCDE	Function
0	Disables an RXINT internal interrupt originating in the CDCD bit.
1	Enables an RXINT internal interrupt originating in the CDCD bit.
	If the CDCD bit in ST1 is 1, the RXINT bit in the ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

Bit 1: BRKDE (BRKD interrupt enable)

This bit specifies whether to enable an RXINT internal interrupt originating in the BRKD bit of ST1.

• Asynchronous mode

BRKDE	Function
0	Disables an RXINT internal interrupt originating in the BRKD bit.
1	Enables an RXINT internal interrupt originating in the BRKD bit.
	If the BRKD bit in ST1 is 1, the RXINT bit in ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

• Clocked serial mode

This bit is never set in the clocked serial mode.

Bit 0: BRKEE (BRKE interrupt enable)

This bit specifies whether to enable an RXINT internal interrupt originating in the BRKE bit of ST1.

• Asynchronous mode

BRKEE	Function
0	Disables an RXINT internal interrupt originating in the BRKE bit.
1	Enables an RXINT internal interrupt originating in the BRKE bit.
	If the BRKE bit in ST1 is 1, the RXINT bit in ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

· Clocked serial mode


This bit is never set in the clocked serial mode.

5.2.15 ASCI Interrupt Enable Register 2 (IE2)

This register is used to enable or disable an RXINT internal interrupt originating in a status bit (PMP, PE, FRME, or OVRN) of ST2.

When a specific enable bit of this register and the corresponding status bit in ST2 are both 1, the RXINT bit of ST0 is set to 1. This causes an RXINT internal interrupt request to be issued to the CPU.

For details about interrupts, see section 5.6 "Internal Interrupts."



· Reserved. These bits always read 0 and should be set to 0.

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bit 6: PMPE (PMP interrupt enable)

• Asynchronous/Clocked serial mode

PMPE	Function
0	Disables an RXINT internal interrupt originating in the PMP bit.
1	Enables an RXINT internal interrupt originating in the PMP bit.
	If the PMP bit in ST2 is 1, the RXINT bit in ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

Bit 5: PEE (PE interrupt enable)

• Asynchronous/Clocked serial mode

PEE	Function
0	Disables an RXINT internal interrupt originating in the PE bit.
1	Enables an RXINT internal interrupt originating in the PE bit.
	If the PE bit in ST2 is 1, the RXINT bit in ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

Bit 4: FRMEE (FRME interrupt enable)

• Asynchronous mode

FRMEE	Function
0	Disables an RXINT internal interrupt originating in the FRME bit
1	Enables an RXINT internal interrupt originating in the FRME bit
	If the FRME bit in ST2 is 1, the RXINT bit in ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

• Clocked serial mode

This bit is never set in clocked serial mode.

Bit 3: OVRN (OVRN interrupt enable)

· Asynchronous/Clocked serial mode

OVRNE	Function
0	Disables an RXINT internal interrupt originating in the OVRN bit.
1	Enables an RXINT internal interrupt originating in the OVRN bit.
	If the OVRN bit in ST2 is 1, the RXINT bit in ST0 is set to 1 and an RXINT internal
	interrupt request is issued to the CPU.

Bits 2-0: Reserved. These bits always read 0 and should be set to 0.

5.2.16 ASCI TX/RX Buffer Register (TRB)

This is an 8-bit register used to write a transmit character or to read a receive character.

	7	6	5	4	3	2	1	0
Async	TRB7	TRB6	TRB5	TRB4	TRB3	TRB2	TRB1	TRB0
Clocked Serial								
Read/Write	R/W	R/W	RW	R/W	RW	RW	RW	R/W
Initial Value	x	х	х	×	х	X	х	x
			Transmit	Receive but	fer value			

X: Undefined

Bits 7-0: TRB7-0 (TX/RX buffer)

· Asynchronous/Clocked serial mode

A receive character in the receive buffer can be read via the TRB7-0 bits. If the RXRDY bit in ST0 is 0, the value of the TRB7-0 bits is undefined.

A transmit character can be loaded into the transmit buffer via the TRB7-0 bits. If the TXRDY bit in ST0 is 0, writing to the TRB7-0 bits causes current data and the buffer contents to be lost.

5.3 Operation

5.3.1 Asynchronous Mode

In the asynchronous mode, characters are synchronized by appending a start bit and stop bit(s) before transmission. The transmission line usually remains at high level (mark). The line level goes low (space) to indicate the beginning of a start bit. Data is transmitted and received as characters; figure 5-3 shows the character format.

To select the asynchronous mode, set the PRTCL2-0 bits (bits 7-5 in MD0) to 000. To select the receive character length (7 or 8 bits), use MD1.

The ASCI functions as a subset of the MSCI when both are operated in the asynchronous mode.*

The start bit signals the beginning of a data transfer and is followed by character data beginning with the LSB. A parity/MP bit can be appended or omitted. MD1 is used to select parity/MP bit. Parity/MP bit can be selected as: MP bit, even/odd parity, or no parity/MP bit.

The end of the data transfer is signalled by 1 or 2 stop bits. MD0 is used to select the number of stop bits.

- * When using the MSCI and ASCI/CSIO together in the asynchronous mode, take note of the following points regarding the ASCI:
 - The transmit / receive character length is only 7 or 8 bits (5, 6, 7 or 8 bits for the MSCI).
 - The stop bit length is only 1 or 2 bits (1, 1.5, or 2 bits for the MSCI).
 - The ASCI baud rate generator setting is common to the transmitter and receiver.
 - The ASCI transmit and receive buffers have only one stage (double buffer).




Figure 5-3. Character Format in Asynchronous Mode

The bit rate can be selected as either 1/1, 1/16, 1/32, or 1/64 of the input clock. Asynchronous communication can be performed in 1/16, 1/32 or 1/64 of the input clock (see figure 5-4). The MD1 BRATE1-0 bits are used to specify the bit rate. Either an external clock or an internal baud rate generator can be selected as the I/O clock.




Figure 5-4. Bit Rate Selection

For more information about the baud rate generator, see section 5.5 "Baud Rate Generator."

Transmission operation: Figure 5-5 shows the state transition diagram for asynchronous mode transmission.

· TX disable state

The transmitter is placed in the TX disable state by a hardware reset, a channel reset command, a TX reset command, or by a TX disable command.

In this state, the TXDA line remains high and the TXRDY bit in STO is cleared.

Idle state

A TX enable command causes the transmitter to leave the TX disable state and enter the idle state. In the idle state, the TXDA line stays high until data is loaded into the transmit buffer. Once data is loaded, the transmitter enters the start bit transmit state.

· Start bit transmit state

The TXDA line goes low for one bit cycle, then enters the character transmit state.

Character transmit state

The character in the transmit buffer is transmitted beginning with the LSB.

- Parity/MP bit transmit state
 A parity or MP bit is transmitted as specified by the PMPM1-0 bits of MD1.
- Stop bit transmit state
 A stop bit(s) is transmitted as specified by the STOP1-0 bits of MD0, then the transmitter returns to the idle state.
- Break send state
 Setting the BRK bit in CTL causes the TXDA line to go low. Clearing the BRK bit causes the transmitter to leave this state.
- One cycle mark transmit state
 The TXDA line goes high for one bit cycle after leaving the break send state.




Figure 5-5. State Transition Diagram for Asynchronous Mode Transmission

The transmission cycle begins when the transmitter is in the idle state and when a character is loaded into the transmit buffer. The level of the transmit signal is changed at the falling edge of the transmit clock (see figure 5-6). For figure 5-6 (a) and (b), the character length is 8 bits, parity is used, and the stop bit length is 1 bit.




Figure 5-6. (a) Transmit Operation Using 1/1 Clock




Figure 5-6. (b) Transmit Operation Using 1/16, 1/32, or 1/64 Clock

Receive operation: Figure 5-7 shows the state transition diagram for asynchronous reception.

· RX disable state

The receiver is placed in the RX disable state by a hardware reset, a channel reset command, an RX reset, or by an RX disable command. In this state, the RXDA line level is ignored and no reception operations occur. The contents of the receive shift register are lost, but the RX buffer is not affected.

· Start bit search state

An RX enable command causes the receiver to leave the RX disable state and enter the start bit search state. In this state, the level of the RXDA line is sampled at the leading edge of each receive clock cycle until a low sample (space) is detected.

Start bit check state

When a space is detected in the start bit search state, the receiver enters the start bit check state. After a delay of a half bit cycle, the RXDA line is sampled again. If a high level (mark) is detected, the receiver returns to the start bit search state. If a low level (space) is detected, the receiver enters the character assembly state.

In the 1/1 clock mode, this state is skipped and the receiver enters the character assembly state directly.

· Character assembly state

The receive data is sampled every bit cycle and the character is assembled. Character assembly ends when the first stop bit is sampled.

• Half bit cycle wait state

If a framing error occurs after character assembly has been completed, the receiver enters a wait state for half a bit cycle to skip the stop bit associated with the framing error. It then returns to the start bit search state. For details on framing errors, see "Error check."

Break end wait state

If a break is detected after character assembly, the receiver enters this state. The RXDA line level is checked every clock cycle until a mark is detected. For details on break, see "Break send/detection."

Break end check state

When a mark is detected in the break end wait state, the receiver enters the break end check state. After a half-bit cycle delay, the RXDA line is checked again.* If the line level has changed to space, the receiver returns to the break end wait state. If the RXDA line has remained at mark, the receiver enters the start bit search state.

^{*} In the 1/1 clock mode, this state is skipped. The receiver enters the start bit search state directly.




Figure 5-7. State Transition Diagram for Asynchronous Mode Reception

Figures 5-8 (a) and (b) show examples of receive data sampling. In these examples, the character length is 8 bits, parity is used, and the stop bit length is 1.




Figure 5-8. (a) Receive Data Sampling Using 1/1 Clock




Figure 5-8. (b) Receive Data Sampling Using 1/16, 1/32, or 1/64 Clock

A reception operation starts when an RX enable command is issued.

When the 1/1 clock is used (figure 5-8 (a)), the receiver searches for a start bit at the leading edge of each clock. If a space is detected, character assembly starts at the next leading clock edge. Character assembling involves transferring each character bit (sampled at each clock cycle) to a receive shift register (see figure 5-9).

Data having the character length specified by the RXCHR1-0 bits in MD1 is transferred to the receive shift register. If it exists, the parity/MP bit is then sampled. During the next clock, the stop bit is sampled to complete the assembly of the character. At this time, the contents of the receive shift register are loaded into the receive buffer.

A search for the start bit begins one clock cycle after a character is assembled and sampling is done at the leading edge of each clock cycle.




Figure 5-9. Receive Character Assembly by Shift Register

When using the 1/16, 1/32, or 1/64 clock mode (figure 5-8 (b)), the receiver searches for a start bit at the rising edge of each clock. When a space is detected, the receive line is sampled again after a half bit cycle delay. If another space is detected, the character assembly sequence begins after one bit cycle. If a mark is detected, start bit search resumes (See figures 5-10 (a) and (b)). This helps to prevent transmission line noise from triggering the character assembly sequence.




Figure 5-10. (a) Start Bit Sampling (normal start bit)




Figure 5-10. (b) Start Bit Sampling (false start bit)

In the character assembly state, data is sampled during every bit cycle. When the MSB or the parity bit (if it exists) is sampled, the stop bit is checked during the next bit cycle. If a mark is detected (normal), the search for the start bit begins immediately. If a space is detected (framing error), the search for the start bit resumes after a delay of a half bit cycle.

In the 1/16, 1/32, or 1/64 clock mode, the noise suppressor function operates during sampling of the start, character, parity, and stop bits.

The noise suppressor function analyzes the current and two preceding values (sampled at the full clock rate) and selects the receive value using majority rule (see figure 5-11).




Figure 5-11. Noise Suppressor Function

In the asynchronous mode, receive character length is 7 or 8 bits. The RXCHRI-0 bits of MD1 is used to select the receive character length.

Figure 5-12 shows the receive data format. When the receive character is 7 bits, the MSB is 0.




Figure 5-12. Receive Character

Parity/MP bit: An even/odd parity bit or MP bit can be selected by setting the PMPM1-0 bits in MD1 accordingly.

When even parity is selected, the transmitter selects the parity bit so that the total number of 1s (in the character plus parity bit) is even. The receiver checks that the number of 1s received is even.

Similarly, if odd parity is selected, the parity bit is set so that the total number of 1s transmitted is odd.

When the MP bit is selected, an MP bit is appended to support multiprocessor communications. For details, see "Multiprocessor Mode."

Error checks:

① Parity check

The receiver verifies that received data has the proper parity bit.

If even parity is specified and an odd number of 1s are detected in the received characters and parity bits, the PE(parity error) bit in ASCI status register 2 (ST2) is set to 1 when the receive data containing the parity error becomes ready to be read. The situation for odd parity is the same except that an even number of 1s triggers the error.

Once a parity error has occurred, even if subsequent data is normally received, the PE bit cannot be cleared until 1 is written to the PE bit by the CPU or the ASCI/CSIO is reset.

When the PE bit is set, an internal interrupt is generated (if enabled).

② Framing errors

A framing error occurs when a space is detected during a stop bit check.

Even if the stop bit length is 2 bits, only the first bit is checked.

When the data containing a framing error becomes ready to read, the FRME bit*1 in ST2 is set.

A framing error does not stop reception operation. When the 1/1 clock is used, start bit scanning resumes immediately following the framing error. When the 1/16, 1/32, or 1/64 clock is used, scanning resumes half a bit cycle after the framing error. This delay allows invalid stop bit(s) to clear.

Once the FRME bit is set, it is not cleared until 1 is written to this bit position or until a reset occurs.

When the FRME bit is set, an internal interrupt is generated (if enabled).

③ Overrun errors

If the receive buffer is full when new data arrives, an overrun error occurs and the new data overwrites the data currently in the receive buffer (TRB).

The OVRN bit* in ST2 is set when the data that caused the overrun becomes ready to read.

The OVRN bit is cleared only by writing a 1 to this bit position or by a reset.

When the OVRN bit is set, an internal interrupt is generated (if enabled).

Break send and detection: When the transmitter wants to suspend data transmission, it sends a break signal (space).

^{*} For further details about the PE bit, see section 5.2.11 "ASCI Status Register 2 (ST2)."

^{*} For the FRME bit, see section 5.2.11 "ASCI Status Register 2 (ST2)."

^{*} For the OVRN bit, see section 5.2.11 "ASCI Status Register 2 (ST2)."

Normally, a break send request is issued after completing a character transmission. A break must be sent for one or more character cycles.

To send a break, set the BRK bit in CTL. When this bit is set, the TXDA line goes low at the falling edge of the next transmit clock.

To cancel a break send, clear the BRK bit. When this bit is cleared, the TXDA line goes high (mark) at the falling edge of the next transmit clock. The transmitter guarantees that the line stays high (mark) for one or more bit cycles before transmitting next start bit.

When a break send is requested, data in the transmit shift register is lost, while data in the transmit buffer remains uneffected.

The receiver detects a break in the following way: if the data and parity bits are all equal to 0 and a framing error is detected, the receiver assumes that a break request has been sent. It then sets the BRKD bit in ST1 and truncates the null character (it is not transferred to the receive buffer).

The ASCI/CSIO receiver detects a break as shown in figure 5-13. If break sending starts while a character is being transmitted, the break must be sent for at least two consecutive character cycles.




Figure 5-13. Break Detection

If marks are detected for half a bit cycle or longer,* the receiver assumes that the break has ended and sets the BRKE bit in ST1. Both break start detection (setting the BRKD bit) and break end detection (setting the BRKE bit) generate interrupts.

* When the 1/1 clock is used, the first mark detected signals the end of a break.

Supplementary explanation

A break is usually sent in the following way:

- ① Wait for the end of a transmission (idle state)
- 2 Set the BRK bit
- 3 Wait one or more character cycles
- Clear the BRK bit

Multiprocessor Mode: The ASCI/CSIO supports a facility for specifying whether or not a specific terminal should receive data.

When the MP (multiprocessor) bit mode is selected, an MP bit is appended instead of a parity bit. Use the PMPM1-0 bits in MD1 to select the MP bit mode.

When the MP bit mode is selected, data is normally transmitted with the MP bit set to 0. The MP bit can be set to 1 by issuing an MP bit on command immediately before transferring the transmit data to the transmit buffer. This command only affects the first character that is loaded.

On the receive side, the MP bit is transferred to the receive buffer together with other status information. When the receive data becomes ready to read, the MP bit value is made available in ST2. Data with MP bit = 0 can be ignored (not transferred to the receive buffer) by issuing a search MP bit command. The effects of this command is invalidated when data with MP bit = 1 is received. Subsequent data is received in the normal manner. For MP bit on command and search MP bit command, see section 5.2.8 "ASCI Command Registers (CMD)."

Figure 5-14 shows how communications are arranged between multiprocessors using the MP bit.




Figure 5-14. Sample MP Bit Operation

In figure 5-14, T is a transmit station and A, B, C, and D are receive stations. Stations A, B, C, and D are assigned addresses 0, 1, 2, and 3, respectively.

To transmit data from T to B, T executes an MP bit on command, then loads data representing the address of station B into the transmit buffer.

The receive stations are continually scanning the communications path. When they receive data with the MP bit = 1, they assume that the data is a station address and compare it with their own address. In this example, the received data matches the address of station B. All subsequent data with MP bit = 0 is assumed to be destined for B. The other receive stations issue a search MP bit command and ignore the data. Thus, the transmit station can transmit data to a specific receive station by transmitting the destination address with MP bit = 1 followed by data with MP bit = 0.

To communicate with a different receive station, the transmitter sends a new station address with the MP bit = 1. The transmit station can now communicate with a different station.

5.3.2 Clocked Serial Mode

In the clocked serial mode, data and clock signals are used for communications (see figure 5-15). Data is transmitted and received synchronously using the clock signals. The ASCI/CSIO can be used as the master or slave in clocked serial mode.

The clock divider is not available in this mode. When the ASCI/CSIO is the slave, the clock source is external; when the ASCI/CSIO is the master, the internal baud rate generator is used.

To select the clocked serial mode, set the PRTCL2-0 bits (bits 7-5) in MD0 to 110.

Character format: Figure 5-15 shows the communications character format for the clocked serial mode.




Figure 5-15. Communications Character Format for Clocked Serial Mode

The character length is 7 or 8 bits and a parity or MP bit is sometimes appended. Specification of the parity/MP bit must be the same for the transmitter and receiver.

The transmit data level changes at the falling edge of the synchronous clock and receive data is read at the leading edge.

Transmit/Receive operation: The TXCS2-0 bits (bits 6-4) in TXS specify whether the transmitter is to be used as the master or slave. For the receiver, the RXCS2-0 bits in F⁻⁻⁻⁻ are used.

The transmitter and receiver selections can be made independently. Table 5-5 lists the possible combinations of master and slave settings. Normal reception operation is not guaranteed when the transmitter is the slave and the receiver is the master.

Table 5-5. Availability of Master/Slave Combinations

Transmitter	Receiver	Available/Unavailable	
Master	Master	0	
Master	Slave	0	
Slave	Master	×	
Slave	Slave	0	

The master outputs the synchronous clock. The clock line is normally high except that a negative pulse is generated for each bit transmitted or received.

The slave transmits or receives data depending on the synchronous clock input from the TXCA and RXCA lines. In both the master and slave modes, the transmit data level changes at the trailing clock edge and receive data is read at the leading clock edge.

① Master mode operation

Select the internal baud rate generator as the clock source. The transmitter outputs the data and clock at the bit rate determined by the baud rate generator. The transmit clock is output on the TXCA line. This line remains high when nothing is being transmitted.

The receiver samples data according to the transmit clock. Even when the ASCI/CSIO is used only for reception, enable the transmitter and transmit dummy data as shown in figure 5-16 (2). Figure 5-16 (1) shows a sample transmission from the master to the slave. Transmission starts when data is loaded into the transmit buffer. The transmit data changes at the falling edge of the TXCA clock. The slave samples the data (input from the RXCA line) at the rising edge of the TXCA clock.

② Slave mode operation

Select the external clock as the clock source. The transmitter outputs data via the TXDA line in sync with the clock input via the TXCA line. When there is no output data, the clock is ignored and the TXDA line remains at the level of the last bit transmitted.

The receiver reads data from the RXDA line in sync with the clock input via the RXCA line. If the transmit and receive characters are not synchronized, the slave remains suspended after the end of transmission/reception.

In this case, reset the slave with a TX reset or an RX reset command.

Figure 5-16 (2) shows a sample transmission from the slave to the master. The slave loads data into the transmit buffer. Since transmission from the slave is synchronized with the clock input via the TXCA line, the master must supply the TXCA clock by transmitting dummy data. The slave transmits data using this clock. The master samples data from the slave at the leading edge of the TXCA clock. Treatment of the parity/MP bit in the clocked serial mode is the same as in the asynchronous mode. Table 5-6 shows transmission/reception operation in the master and slave modes.




Figure 5-16. Sample Transmissions in Clocked Serial Mode

Table 5-6. Transmission/Reception Operation in Clocked Serial Mode

		Contents					
Mode setting		Select the external clock as the clock source					
TXCA line		Input					
RXCA line		Input					
Operation	Transmit	Outputs data on the TXDA line in synch with the clock					
		input via the TXCA line. When no output data exists, the					
		clock is ignored and the TXDA line remains at the level of					
		the last bit transmitted.					
	Receive	Reads data from the RXDA line in synch with the clock					
		input via the RXCA line.					
Mode setting		Select the internal baud rate generator as the clock					
		source					
TXCA line		The transmit clock is output on these lines. They					
RXCA line	•	remain high when nothing is being transmitted.					
Operation	Transmit	Outputs data and clock at the bit rate determined by the					
		baud rate generator.					
	Receive	Samples data in synch with the transmit clock. When					
		performing reception only, enable the transmitter and					
		transmit dummy data.					
	TXCA line RXCA line Operation Mode setting TXCA line RXCA line	TXCA line RXCA line Operation Transmit Receive Mode setting TXCA line RXCA line Operation Transmit					

Note: If the transmit and receive characters are not synchronized, issue a TX or an RX reset command.

5.4 Transmit/Receive Clock Selection

5.4.1 Overview

ASCI/CSIO transmit and receive clock sources are selected from among the following sources:

- Transmit clock sources
- TXCA line input
- Baud rate generator output

Note: The TXCS 2-0 bits of the ASCI TX clock source register (TXS) are used to select a particular transmit clock source.

- Receive clock sources
- RXCA line input clock
- Baud rate generator output

Note: The RXCS 2-0 bits of the ASCI RX clock source register (RXS) are used to select a particular receive clock source.

The internal band rate generator (BRG) outputs a clock signal produced by dividing the system clock signal both to the transmitter and receiver.

Figure 5-17 shows how the ASCI/CSIO clock is supplied for transmission and reception.




Figure 5-17. Selecting Transmit and Receive Clocks

5.4.2 Supplying the Transmit Clock

The baud rate generator output or TXCA line input is used as the transmit clock. When the transmitter baud rate generator output is used as the transmit clock, the TXCA line functions as a transmit clock

output.

In the asynchronous mode, the actual bit rate is determined by the clock mode (1/1, 1/16, 1/32 and

1/64). In the clocked serial mode, it is determined by the 1/1 clock mode.

5.4.3 Supplying the Receive Clock

The baud rate generator output or RXCA line input is used as the receive clock. When the baud rate

generator output is used as the receive clock, the RXCA line functions as a receive clock output.

In the asynchronous mode, the actual bit rate is determined by the clock mode (1/1, 1/16, 1/32, or

1/64), and in the clocked serial mode, it is determined by the 1/1 clock mode.

5.4.4 Baud Rate Generator

The output frequency of the baud rate generator for transmission and reception is obtained by the

following equation (For details, see section 5.5 "Baud Rate Generator"):

 $fBRG = \frac{f\emptyset}{TMC} \div 2^{TXBR}$

where.

fBRG: BRG output frequency

System clock frequency

TMC: ASCI time constant register value = 1 to 256

TXBR: ASCI TX clock source register TXBR 3-0 bit values = 0 to 9

5.5 Baud Rate Generator

5.5.1 Overview

The ASCI/CSIO has a internal band rate generator (BRG). Its output can be used as the transmit or receive clock. The output frequency ranges from $f\phi/2$ to $f\phi/2^{17}$ where, $f\phi$ is the CPU clock frequency.

(1) BRG features

- Output clock frequency range: $f\phi/2$ to $f\phi/2^{17}$ ($2^{17} = 131072$) (fø: CPU clock frequency)
- Frequency accuracy within $\pm 0.5\%$ for frequencies ranging from fø/100 to fø/2¹⁷ *.

* If - fBRGI
$$\leq \frac{50}{\text{Time constant register value}}$$

Where, f is the target frequency and fBRG is the BRG output frequency closest to $f(f\phi/2 \ge f \ge f\phi/2^{17})$.

(2) BRG block diagram

The block diagram of the baud rate generator in the ASCI/CSIO is shown in figure 5-18.




Figure 5-18. BRG Block Diagram

5.5.2 Functions

The clock frequency output by the BRG is determined by the contents of the TMC and TXS.

TMC is an 8-bit register for specifying the value to be loaded into the baud rate generator reload timer. The reload timer is decremented based on the CPU clock ø and the timer outputs a high level signal during one clock cycle, each time the reload timer equals to 1. Thus, high level signals are output in units equal to the number of clock cycles specified in the 7-0 bits of TMC, as shown in the figure 5-19. When the TMC value is set to 0, it equals 256, and when the TMC value is set to 1, the line is fixed at high level.




Figure 5-19. Reload Timer Output

The reload timer output is input to the frequency divider. The division ratio for transmit data is specified by TXBR 3-0 bits of TXS and the division ratio for receive data is specified by RXBR 3-0 bits of MRSX.

The relationship between the register set values and generated clock frequency is given below.

$$fBRG = \frac{f\emptyset}{TMC} + 2^{TXBR}$$

where.

fBRG: BRG output frequency for transmit/receive (fBRG = fø cannot be used.)

fø: CPU clock frequency

TMC: Value from the ASCI time constant register (1 to 256)

TXBR: Value from the ASCI TX clock source register (0 to 9)

Table 5-7 lists register set values and output clock waveforms.

Table 5-7. BRG Output Waveform and Register Set Values

TXBR Set Value	Waveform
1-9	Duty cycle = 50%
TMC ≠ 1	High level for 1 CPU clock cycle
0	
	Duty cycle = 50% when TMC = 2
	Duty cycle \neq 50% when TMC > 2
TMC = 1	Always high (cannot be used as clock)

TXBR: Value of bits 3-0 of the ASCI TX clock source register TMC: Value of bits 7-0 of the ASCI time constant register

5.5.3 Register Set Values and Bit Rates

Table 5-8 gives sample settings for frequencies and bit rates in the asynchronous mode. Table 5-9 gives settings for the clocked serial mode.

(1) Asynchronous mode

Table 5-8. Register Values and Corresponding Bit Rates in Asynchronous Mode

fø (MHz)

Bit Rate		1.7898					2.4576				
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)			
38400	_	_	_	****	1	1	1/32	0.00			
19200	_	_	_	_	1	1	1/64	0.00			
9600	_	_		_	1	2	1/64	0.00			
4800	_		_	_	1	3	1/64	0.00			
2400	47	0	1/16	- 0.83	1	4	1/64	0.00			
1200	93	0	1/16	- 0.25	1	5	1/64	0.00			
600	93	0	1/32	- 0.25	1	6	1/64	0.00			
300	93	0	1/64	- 0.25	1	7	1/64	0.00			
150	93	1	1/64	- 0.25	1	8	1/64	0.00			
110	127	1	1/64	0.10	175	1	1/64	- 0.25			

fø (MHz)

Bit Rate		3.072					4			
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)		
38400	5	0	1/16	0.00	_	_	_			
19200	5	0	1/32	0.00	13	0	1/16	0.16		
9600	5	0	1/64	0.00	13	0	1/32	0.16		
4800	5	1	1/64	0.00	13	0	1/64	0.16		
2400	5	2	1/64	0.00	13	1	1/64	0.16		
1200	5	3	1/64	0.00	13	2	1/64	0.16		
600	5	4	1/64	0.00	13	3	1/64	0.16		
300	5	5	1/64	0.00	13	4	1/64	0.16		
150	5	6	1/64	0.00	13	5	1/64	0.16		
110	109	2	1/64	0.08	71	3	1/64	0.03		

TMC: Value of the TMC7-0 bits in the ASCI time constant register

BR: Value of the TXBR3-0 bits in the ASCI TX clock source register

CM: Clock mode in the asynchronous mode (bit rate/clock rate)

Table 5-8. Register Values and Corresponding Bit Rates in Asynchronous Mode (cont.)

fø (MHz)

Bit Rate		4.608					4.9152				
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)			
38400	_		_	_	1	1	1/64	0.00			
19200	15	0	1/16	0.00	1	2	1/64	0.00			
9600	15	0	1/32	0.00	1	3	1/64	0.00			
4800	15	0	1/64	0.00	1	4	1/64	0.00			
2400	15	1	1/64	0.00	1	5	1/64	0.00			
1200	15	2	1/64	0.00	1	6	1/64	0.00			
600	15	3	1/64	0.00	1	7	1/64	0.00			
300	15	4	1/64	0.00	1	8	1/64	0.00			
150	15	5	1/64	0.00	1	9	1/64	0.00			
110	41	4	1/64	-0.22	175	2	1/64	- 0.25			

fø (MHz)

Bit Rate			6		6.144				
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)	
38400	_	_		_	5	0	1/32	0.00	
19200	_		_	_	5	0	1/64	0.00	
9600	39	0	1/16	0.16	5	1	1/64	0.00	
4800	39	0	1/32	0.16	5	2	1/64	0.00	
2400	39	0	1/64	0.16	5	3	1/64	0.00	
1200	39	1	1/64	0.16	5	4	1/64	0.00	
600	39	2	1/64	0.16	5	5	1/64	0.00	
300	39	3	1/64	0.16	5	6	1/64	0.00	
150	39	4	1/64	0.16	5	7	1/64	0.00	
110	213	2	1/64	0.03	109	3	1/64	0.08	

TMC: Value of the TMC7-0 bits in the ASCI time constant register

BR: Value of the TXBR3-0 bits in the ASCI TX clock source register

CM: Clock mode in the asynchronous mode (bit rate/clock rate)

Table 5-8. Register Values and Corresponding Bit Rates in Asynchronous Mode (cont.)

fø (MHz)

Bit Rate			8	·			9.216	
(bps)	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)
38400	13	0	1/16	0.16	15	0	1/16	0.00
19200	13	0	1/32	0.16	15	0	1/32	0.00
9600	13	0	1/64	0.16	15	0	1/64	0.00
4800	13	1	1/64	0.16	15	1	1/64	0.00
2400	13	2	1/64	0.16	15	2	1/64	0.00
1200	13	3	1/64	0.16	15	3	1/64	0.00
600	13	4	1/64	0.16	15	4	1/64	0.00
300	13	5	1/64	0.16	15	5	1/64	0.00
150	13	6	1/64	0.16	15	6	1/64	0.00
110	71	4	1/64	0.03	41	5	1/64	- 0.22

fø (MHz)

Bit Rate (bps)			9.83	04	10				
	TMC	BR	CM	Deviation (%)	TMC	BR	CM	Deviation (%)	
38400	.2	1	1/64	0.00	_	_	_	_	
19200	2	2	1/64	0.00	_	_	_	_	
9600	2	3	1/64	0.00	65	0	1/16	0.16	
4800	2	4	1/64	0.00	65	0	1/32	0.16	
2400	2	5	1/64	0.00	65	0	1/64	0.16	
1200	2	6	1/64	0.00	65	1	1/64	0.16	
600	2	7	1/64	0.00	65	2	1/64	0.16	
300	2	8	1/64	0.00	65	3	1/64	0.16	
150	2	9	1/64	0.00	65	4	1/64	0.16	
110	175	3	1/64	-0.25	89	4	1/64	-0.25	

TMC: Value of the TMC7-0 bits in the ASCI time constant register

BR: Value of the TXBR3-0 bits in the ASCI TX clock source register

CM: Clock mode in the asynchronous mode (bit rate/clock rate)

Table 5-8. Register Values and Corresponding Bit Rates in Asynchronous Mode (cont.)

		f	ø (MHz)		
Bit Rate		***************************************	12*		
(bps)	TMC	BR	CM	Deviation (%)	
38400	_	_	_	_	
19200	39	0	1/16	0.16	
9600	39	0	1/32	0.16	
4800	39	0	1/64	0.16	
2400	39	1	1/64	0.16	
1200	39	2	1/64	0.16	
600	39	3	1/64	0.16	
300	39	4	1/64	0.16	
150	39	5	1/64	0.16	
110	213	3	1/64	0.03	

TMC: Value of the TMC7-0 bits in the ASCI time constant register

BR: Value of the TXBR3-0 bits in the ASCI TX clock source register

CM: Clock mode in the asynchronous mode (bit rate/clock rate)

^{*} $f \phi = 12$ MHz is used as an example.

Table 5-9. Register Set Values and Bit Rates (clocked serial mode)

					fø	(MHz)				
Bit Rate		2.4576 3.072)72	4			
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation(%)	
38400	32	1	0.00	40	1	0.00	52	1	0.16	
19200	32	2	0.00	40	2	0.00	52	2	0.16	
9600	32	3	0.00	40	3	0.00	52	3	0.16	
4800	32	4	0.00	40	4	0.00	52	4	0.16	
2400	32	5	0.00	40	5	0.00	52	5	0.16	
1200	32	6	0.00	40	6	0.00	52	6	0.16	
600	32	7	0.00	40	7	0.00	52	7	0.16	
300	32	8	0.00	40	8	0.00	52	8	0.16	
					fø	(MHz)				
Bit Rate		4.6	508	4.9152			6			
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation(%)	
38400	60	1	0.00	64	1	0.00	78	1	0.16	
19200	60	2	0.00	64	2	0.00	78	2	0.16	
9600	60	3	0.00	64	3	0.00	78	3	0.16	
4800	60	4	0.00	64	4	0.00	78	4	0.16	
2400	60	5	0.00	64	5	0.00	78	5	0.16	
1200	60	6	0.00	64	6	0.00	78	6	0.16	
600	60	7	0.00	64	7	0.00	78	7	0.16	
300	60	8	0.00	64	8	0.00	78	8	0.16	
					fø	(MHz)		***************************************		
Bit Rate		6.1	44		8			9	2.216	
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation(%)	
38400	80	1	0.00	104	1	0.16	120	1	0.00	
19200	80	2	0.00	104	2	0.16	120	2	0.00	
9600	80	3	0.00	104	3	0.16	120	3	0.00	
4800	80	4	0.00	104	4	0.16	120	4	0.00	
2400	80	5	0.00	104	5	0.16	120	5	0.00	
1200	80	6	0.00	104	6	0.16	120	6	0.00	
600	80	7	0.00	104	7	0.16	120	7	0.00	
300	80	8	0.00	104	8	0.16	120	8	0.00	

TMC: Value of the TMC7-0 bits in the ASCI time constant register

BR: Value of the TXBR3-0 bits in the ASCI TX clock source register

Table 5-9. Register Set Values and Bit Rates (clocked serial mode) (cont.)

	fø (MHz)									
Bit Rate		9.8304			10			12*		
(bps)	TMC	BR	Deviation (%)	TMC	BR	Deviation (%)	TMC	BR	Deviation(%)	
38400	128	1	0.00	130	1	0.16	156	1	0.16	
19200	128	2	0.00	130	2	0.16	156	2	0.16	
9600	128	3	0.00	130	3	0.16	156	3	0.16	
4800	128	4	0.00	130	4	0.16	156	4	0.16	
2400	128	5	0.00	130	5	0.16	156	5	0.16	
1200	128	6	0.00	130	6	0.16	156	6	0.16	
600	128	7	0.00	130	7	0.16	156	7	0.16	
300	128	8	0.00	130	8	0.16	156	8	0.16	

TMC: Value of the TMC7-0 bits in the ASCI time constant register

BR: Value of the TXBR3-0 bits in the ASCI TX clock source register.

5.6 Internal Interrupts

5.6.1 Interrupt Types and Sources

The ASCI/CSIO can issue four types of interrupt requests: TXRDY, RXRDY, TXINT, and RXINT.

These interrupts originate in the status bits (bits 7, 6, 1, and 0) of STO and are enabled/disabled by the enable bits (bits 7, 6, 1, and 0) of IEO.

The TXINT and RXINT internal interrupts are also assigned status bits for individual sources and corresponding enable bits. A status bit and its enable bit are ANDed for each interrupt source. The interrupt sources are indicated by the TXINT bit (bit 7) or RXINT bit (bit 6) in STO regardless of the TXINTE bit (bit 7) or RXINTE bit (bit 6) in the IEO.

^{*} fø = 12 MHz is used as an example.

5.6.2 Interrupt Clear

An interrupt can be cleared in the following way:

(1) TXRDY interrupt

Transfer data into the transmit buffer or disable the transmitter. This interrupt can also be cleared by a channel reset or a TX reset command.

(2) RXRDY interrupt

Read data from the receive buffer.

This interrupt can also be cleared by a channel reset or an RX reset command.

(3) TXINT interrupt

When the interrupt source is TX idle, change the state by loading transmit data, etc.

When the interrupt source is a $\overline{\text{CTSA}}$ line level change, write 1 in the CCTS bit position (bit 3) in ST1.

(4) RXINT interrupt

When the interrupt source is a \overline{DCDA} line level change, break start or break end detection, parity error, framing error, or an overrun error, write 1 to the corresponding status bit position.

When the interrupt source is a parity/MP error, write 1 to the PMP bit (bit 6) position in ST2 or read the receive data. When the data is read, a character with the parity/MP bit = 0 is received, and the RXRDY bit goes to 1 (enabling the next data read), the interrupt is cleared.

Table 5-10 lists ASCI internal interrupts.

Table 5-10. Internal Interrupts, Sources, and Clear Procedures

				Source		
Interrupt Type	Interrupt Status Bit	Enable Bit	Source	Status Bit	Enable Bit	Clear Procedure*1
TXRDY interrupt	TXRDY	TXRDYE	TX ready	_	-	Load transmit data to fill the transmit buffer or disable the transmitter
RXRDY interrupt	RXRDY	RXRDYE	RX ready	_	_	Read receive data to empty the receive buffer
TXINT interrupt	TXINT	TXINTE	1 Transmitter idle state	IDL	IDLE	Change the state
			2 CTSA line level change	CCTS	CCTSE	Write 1 to the status bit position
RXINT interrupt	RXINT	RXINTE	1 DCDA line level change	CDCD	CDCDE	1-7: Write 1 in the status bit
			2 Break start detected	BRKD	BRKDE	4: Read the receive data *2
			3 Break end detected	BRKE	BRKEE	•
			4 Receive data with parity/MP bit = 1	PMP	PMPE	-
		_	5 Parity error	PE	PEE	<u>.</u>
		_	6 Framing error	FRME	FRMEE	-
			7 Overrun error	OVRN	OVRNE	

^{*1} TXRDY and TXINT interrupts can also be cleared by a channel or TX reset command. RXRDY and RXINT interrupts can also be cleared by a channel or RX reset command.

^{*2} This source is cleared if the parity/MP bit of the next character is 0. The interrupt is cleared when the RXRDY bit goes to 1 (enabling the next data read) after reading the current data.

5.6.3 Interrupt Request Conditions

The conditions for the TXRDY interrupt (TXRDY), RXRDY interrupt (RXRDY), TXINT interrupt (TXINT), and RXINT interrupt (RXINT) are listed below.

(1) TXRDY interrupt request condition

TXRDY: TXRDY•TXRDYE

(2) RXRDY interrupt request condition

RXRDY: RXRDY•RXRDYE

(3) TXINT interrupt request condition

TXINT: TXINT•TXINTE

TXINT = IDL•IDLE + CCTS•CCTSE

(4) RXINT interrupt request condition

RXINT: RXINT-RXINTE

 $RXINT = CDCD \cdot CDCDE$

+ BRKD•BRKDE

+ BRKE•BRKEE

+ PMP•PMPE

+ PE•PEE

+ FRME•FRMEE

+ OVRN•OVRNE

Figure 5-20 shows the relationship between the interrupts, status, and enable bits.




Figure 5-20. Relationship Between Interrupts, Status, and Enable Bits

5.7 Application Examples

5.7.1 Serial Data Transfer by the CPU

(1) Transferring Transmit Data

Polling

The CPU determines the transfer timing by monitoring the TXRDY bit of ST0. The TXRDY interrupt must be disabled.

• Interrupt

The CPU transfers data when a TXRDY interrupt arrives. A TXRDY interrupt request (if enabled) is issued repeatedly while the TXRDY bit (bit 1) in ST0 is equal to 1. Interrupts stop when the TXRDY bit goes to 0.

(2) Transferring Receive Data

Polling

The CPU determines the data transfer timing by monitoring the RXRDY bit (bit 0) in ST0. The RXRDY interrupt must be disabled.

• Interrupt

The CPU transfers data when an RXRDY interrupt arrives. An RXRDY interrupt request (if enabled) is issued repeatedly while the RXRDY bit (bit 0) of ST0 is equal to 1. Interrupts stop when the RXRDY bit goes to 0.

5.7.2 Maximum Bit Rates

Table 5-11 lists the expressions used to calculate the maximum bit rates for the ASCI/CSIO. When these bit rates are exceeded, correct operation can not be guaranteed.

Table 5-11. Expressions to Calculate Maximum Bit Rates

Protocol Mode	Clock Mode	External Clock	Internal BRG
Asynchronous	1/64	fø÷160	fø÷128
	1/32	f ø ÷ 80	fø÷64
	1/16	fø÷40	f ø ÷ 32
	1/1	f ø ÷ 2.5*	fø÷2
Clocked serial	1/1	f ø ÷ 2.5*	fø÷2

(fø: System clock frequency)

For example, in the asynchronous mode if an external clock input is used, the clock mode is 1/32, and the system clock frequency is 10 MHz, the maximum bit rate is:

$$10 \text{ MHz} \div 80 = 125 \text{ kbps}$$

* Values obtained by the expressions listed in table 5-11 are the maximum frequencies applicable to the transmitter and receiver. The maximum receive bit rates are exactly the same as these values, but the maximum transmit bit rates actually used are less than the calculated values depending on transmission data timing.
In the asynchronous 1/1 clock mode or in the clocked serial mode, transmit data is valid after a delay of troop after the falling edge of the input clock as shown in figure 5-21. The receiver samples data at the rising edge of the input clock. The minimum low level period of the input clock is:

$$t_L = t_{TDD1} + t_{RDS1}$$

where, tRDS1 is the receive set-up time.

The maximum bit rate is the frequency that satisfies this low level condition.




Figure 5-21. Input Clock and Transmit Data

For example, if $t_{TDD1} = 310$ ns and $t_{RDS1} = 90$ ns, the clock low level time is:

$$t_L = 310 \text{ ns} + 90 \text{ ns} = 400 \text{ ns}$$

Assuming that the duty of the clock having this low level time is 50%, the clock period is:

$$400 \text{ ns} + 400 \text{ ns} = 800 \text{ ns}$$

Therefore, the maximum bit rate is:

$$\frac{1}{800 \text{ ns}} = 1.25 \text{ Mbps}$$

5.8 Generating MSCI-Compatible Programs

5.8.1 MSCI Compatibility

The ASCI/CSIO functions as a subset of the MSCI when both are operated in the asynchronous mode. Limitations on compatibility are outlined below.

- (1) The baud rate generator setting is common to transmit and receive.
- (2) The transmit/receive character length is 7 or 8 bits.
- (3) The stop bit length is 1 or 2 bits.
- (4) The transmit and receive buffers have only one stage.

5.8.2 Precautions for Generating MSCI-Compatible Programs

To write programs that are compatible with the ASCI/CSIO and MSCI, observe the following precautions:

- (1) The four low-order bits of the ASCI RX clock source register (RXS) must be the same as the four low-order bits of the ASCI TX clock source register (TXS). Write 0s to the unused bits.
- (2) The transmit/receive character length must be 7 or 8 bits.
- (3) The stop bit length must be 1 or 2 bits.
- (4) Write transmit data in the transmit buffer when the TXRDY bits (bit 1) in ASCI ST0 and MSCI MST0 are equal to 1. Read receive data from the receive buffer when the RXRDY bits (bit 0) in ASCI ST0 and MSCI MST0 are both 1.

5.9 Reset Operation

The ASCI/CSIO reset conditions are as follows:

- (1) The receiver and transmitter are disabled, and the transmit/receive buffers are cleared.
- (2) The input/output lines (RXCA and TXCA) function as inputs, and the output lines (TXDA and \overline{RSTA}) are placed in the inactive state.
- (3) All the internal registers are reset, and the following operations are selected.
- Asynchronous mode (stop bit length of 1, character length of 8 bits, 1/1 clock rate, no parity) is entered.
- Full duplex communication is selected.
- The transmit/receive status bits and interrupt enable bits are all cleared to 0.
- The TXCA line input is used as the transmit clock and the RXCA line input is used as the receive clock.
- The baud rate generator is initialized.

Section 6. Direct Memory Access Controller (DMAC)

6.1 Overview

The HD64180S has a two-channel on-chip direct memory access controller (DMAC) that supports a proprietary chained-block transfer mode. Channel 0 is connected to the MSCI receiver and channel 1 to the MSCI transmitter. Other than this, the specifications for the two channels are identical.

6.1.1 Functions

The on-chip DMAC supports the following DMA transfer modes: single-block transfer (dual address), single-block transfer (single address), and chained-block transfer (single address). The features and functions of each operation mode are given below:

- (1) Single-block transfer mode (dual address)
- Up to 64 kbytes of data can be transferred between memory and memory, or between memory and I/O (memory-mapped I/O) in byte units.
- Up to 1 Mbyte of memory (memory-mapped I/O) can be directly addressed without having to use the MMU; up to 64 kbytes of I/O address space can be specified.
- Memory-to-memory transfers are executed by an auto request function, with burst and cycle steal
 modes selectable.
- For transfers between memory and I/O (memory-mapped I/O), the method for detecting the external DMA request signal DREQ can be selected as edge or level sensitive.
- Internal interrupt generation on completion of DMA transfer can be specified.
- Maximum data transfer rate is 1.67 Mbytes/sec (at 10 MHz with no wait states inserted).

- (2) Single-block transfer mode (single address)
- Up to 64 kbytes of data can be sent in byte units either from the MSCI to memory (DMAC channel 0) or from memory to the MSCI (DMAC channel 1).
- Up to 1 Mbyte of memory can be directly addressed without having to use the MMU.
- Internal interrupt generation on completion of DMA transfer can be specified.
- Maximum data transfer rate is 3.33 Mbytes/sec (at 10 MHz with no wait states inserted).
- (3) Chained-block transfer mode (single address)
- This data transfer mode is available between the MSCI and memory when the MSCI is specified for
 the bit synchronous mode (channel 0: MSCI to memory, channel 1: memory to MSCI). By writing
 and reading data to/from buffers in memory, successive single and multi-frame transfers can be
 performed.
- Internal interrupt generation on DMA transfer completion or on completion of each frame transfer can be specified.
- Maximum data transfer rate is 3.33 Mbytes/sec (at 10 MHz with no wait states inserted).
- (4) Channel 0/channel 1 priority is software-selectable in each of these transfer modes.

6.1.2 Configuration and Operation

The configuration of one of the DMAC channels is shown in figure 6-1.




Figure 6-1. DMAC Block Diagram (one channel)

The HD64180S's on-chip DMAC supports three different operation modes; single-block transfer mode (dual address), single-block transfer mode (single address), and chained-block transfer mode. Single-block transfer (single address) and chained-block transfer are used for DMA operations between the on-chip MSCI and memory.

In each of these modes, DMA transfer is initiated by a transfer request received when DMA has been enabled after the DMAC's internal registers have been loaded with the required values (in the DMA initial state).

(1) Single-block transfer mode (dual address)

In this mode, data is transferred between memory and memory, or between memory and I/O (memory-mapped I/O), by successive pairs of DMA read/write cycles, with each pair transferring 1 byte of data. After the specified number of bytes (up to 64 kbytes) have been transferred, the DMAC returns to the DMA initial state.

For memory-to-memory transfers, the transfer request is made by an auto-request issued by the DMAC. When the registers have been initialized, enabling the DMAC causes it to immediately request bus control and begin transfer operation. For transfers between memory and I/O (memory-mapped I/O), the DREO signal from the external I/O supplies the transfer request. In this case, the DMAC

requests bus control and starts the transfer operation when a low (active) \overline{DREQ} is detected while DMAC is enabled.

(2) Single-block transfer mode (single address)

In this mode, for transfers between memory and the MSCI, 1 byte of data is transferred by a single memory read or memory write cycle. After the specified number of bytes (up to 64 kbytes) have been transferred, the DMAC returns to the DMA initial state.

Because DMAC channel 0 is hardwired to the MSCI receiver and channel 1 is hardwired to the MSCI transmitter, the transfer direction for each channel is fixed (channel 0: MSCI \rightarrow memory; channel 1: memory \rightarrow MSCI).

The transfer request used is an internal request signal specified in accordance with the states of the MSCI receive/transmit buffers.

(3) Chained-block transfer mode

In this mode, frame boundary-data are transferred between memory and the MSCI by a single address type. When the MSCI is set to the bit synchronous mode, 1 byte of data is transferred by each memory read or memory write cycle. After a frame or multi-frames have been transferred, the DMAC returns to the DMA initial state.

In this mode, it is always necessary to establish the required buffers and descriptors in memory before performing transfer operations, regardless of the transfer direction.

The user may establish as many buffers as an application requires. These buffers are linked in a chain formation by the descriptors. Thus, the starting address of the buffer and of the next descriptor is specified in each descriptor.

When transferring data from the MSCI to memory, loading the necessary information into the DMAC registers and then enabling DMA causes the DMAC to write data sequentially into the receive buffers in memory. For memory-to-MSCI transfers, the data in these buffers is read sequentially. Even while DMA is enabled, buffers whose contents have already been read/written can be released and reused, enabling the transfer of successive data frames.

In this mode, transfer requests are generated by an internal request signal specified in accordance with the states of the MSCI receive/transmit buffers. The transfer direction is fixed as MSCI \rightarrow memory for DMAC channel 0 and memory \rightarrow MSCI for channel 1.

6.1.3 Registers

Each DMAC channel contains the registers listed in table 6-1. These registers can be accessed using the I/O instruction set for the on-chip CPU.

Table 6-1. Registers

Register Name	Symbol		Address 0 Channel	$\frac{1}{1} \frac{\text{Initial Value}}{\text{MSB} \leftrightarrow \text{LSB}}$	Read/Write
Destination address register (buffer address register) L*1	DARL (BARL)	0058H	0070H	XXXXXXXX	R/W
Destination address register (buffer address register) H*1	DARH (BARH)	0059H	0071H	XXXXXXXX	R/W
Destination address register (buffer address register) B*1 *2	DARB (BARB)	005AH	0072H	1111XXXX	R/W
Source address register L*3	SARL	005BH	0073H	XXXXXXXX	R/W
Source address register H*3	SARH	005CH	0074H	XXXXXXX	R/W
Source address register B (chain pointer base) *1*2	SARB (CPB)	005DH	0075H	1111XXXX	R/W
Current descriptor address register L	CDAL	005EH	0076H	XXXXXXX	R/W
Current descriptor address register H	CDAH	005FH	0077H	XXXXXXXX	R/W
Error descriptor address register L	EDAL	0060H	0078H	xxxxxxxx	R/W
Error descriptor address register H	EDAH	0061H	0079H	XXXXXXXX	R/W
Receive buffer length L	BFLL	0062H	007AH	XXXXXXXX	R/W
Receive buffer length H	BFLH	0063H	007BH	XXXXXXXX	R/W
Byte count register L	BCRL	0064H	007CH	XXXXXXXX	R/W
Byte count register H	BCRH	0065H	007DH	XXXXXXXX	R/W
DMA status register *4	DSR	0068H	H0800	00000001	R/W
DMA mode register A	DMRA	0069H	0081H	00100000	R/W
DMA mode register B	DMRB	006AH	0082H	00011000	R/W
Frame-end interrupt-counter	FCT	006BH	0083H	0000000	R
DMA interrupt enable register	DIR	006CH	0084H	0000000	R/W
DMA command register	DCR	006DH	0085H		W

X: Undefined

In addition to the registers above, the two registers described in table 6-2 are shared by channels 0 and 1.

Table 6-2. Registers Shared by Channels 0 and 1

Register Name	Symbol	I/O Address	Initial Value MSB↔ LSB	Read/Write
DMA priority control register	PCR	001CH	00000000	R/W
DMA master enable register	DMER	001DH	1000000	R/W

^{*1} The register names in parentheses are used in the chained-block transfer mode. For details, refer to the descriptions of each register.

^{*2} Only the four low-order bits of this register are used. Values written to the four high-order bits are ignored; when read these bits always return a value of 1.

^{*3} These registers are not used in the chained-block transfer mode. Therefore, the user should not load any values into these registers while in the chained-block transfer mode.

^{*4} Some of the bits in this register are cleared when 1 is written to them; some of these bits are write-only. For details, refer to section 6.2.7 "DMA Status Register."

6.2 Registers

6.2.1 Destination Address Register (DAR) L, H, B (Buffer Address Register (BAR) L, H, B)

One set of these three 8-bit registers is provided for each of channels 0 and 1.

• Single-block transfer mode (single address/dual address)


In this mode, these registers are used as the destination address register (DAR) which specifies the destination address to which data is to be transferred. The 20-bit destination address is specified by DARB (bits 20 - 16), DARH (bits 15 - 8), and DARL (bits 7 - 0). These registers can be used to directly access up to 1 Mbyte of memory space without having to use the MMU, or up to 64 kbytes of I/O addresses.*1

The registers should be set in DMA initial state.*2 After a reset, the value of these registers is undefined.

- *1 When accessing an I/O, the four low-order bits of DARB are output on address lines A₁₆₋₁₉.
- *2 The DMAC has the following operation states: initial, enable, and HALT states. For details, refer to section 6.2.12 "DMA Command Register."

· Chained-block transfer mode

In this mode, these registers are used as the buffer address register (BAR) which contains the address of the data within the buffer currently being accessed. The DMAC writes this 20-bit memory address in BARB (bits 20-16), BARH (bits 15-8), and BARL (bits 7-0). In the chained-block mode, write access by the CPU to these registers is prohibited.



^{*1} The unused bits in DARB (BARB) always return a value of 1 when read.

6.2.2 Source Address Register (SAR) L, H, B (Chain Pointer Base (CPB))

One set of these three 8-bit registers is provided for each of channels 0 and 1.


• Single-block transfer mode (single address/dual address)

In this mode, these registers are used as the source address register (SAR) which specifies the source address of the data to be transferred. The 20-bit source address is specified by SARB (bits 20-16), SARH (bits 15-8), and SARL (bits 7-0). These registers can be used to directly access up to 1 Mbyte of memory space without having to use the MMU, or up to 64 kbytes of I/O addresses. (During I/O access, the four low-order bits of SARB are output on A16-19).

The registers should be set in DMA initial state. After a reset, the value of these registers is undefined.

· Chained-block transfer mode

In this mode, SARB is used as the chain pointer base (CPB) to specify the four high-order bits of the 20-bit descriptor address. The 64 kbyte memory space specified by this setting is then used as the descriptor area. The registers should be set in DMA initial state. After a reset, the value of these registers is undefined.



^{*1} The unused bits in SARB (CPB) always return a value of 1 when read.

^{*2} In the chained-block transfer mode, these registers are used for internal operations. Nothing, therefore, should be written to them.

6.2.3 Current Descriptor Address Register (CDA) L, H

One set of these two 8-bit registers is provided for each of channels 0 and 1.

• Single-block transfer mode (single address/dual address)
In this mode, these registers are not used. The contents of these registers are irrelevant.

· Chained-block transfer mode

These two registers should be initialized to the low-order 16 bits of the 20-bit starting address of the descriptor that points to the first buffer to be written or read in the chained-block transfer mode. Later, when the buffers are switched, the DMAC will update this to the starting address of the next descriptor. The high-order 4 bits of the descriptor are specified by the chain pointer base (CPB) and are not updated by the DMAC.

These registers can be read even when DMA is enabled. When the CPU reads the current descriptor address registers (CDA), CDAL should be read first followed by CDAH. Values read from CDAL and CDAH are the values at the moment of reading CDAL.

The registers should be set in DMA initial state. After a reset, the value of these registers is undefined.

	K -			Н				->	4				L			->
	15							8	7							0
Single-block transfer mode (dual address)	Unused							Unused						,		
Single-block transfer mode (single address)		Onusea								- Chased						
Chained-block transfer mode				CD	АН							CE	DAL			

6.2.4 Error Descriptor Address Register (EDA) L, H

One set of these two 8-bit registers is provided for each of channels 0 and 1.

• Single-block transfer mode (single address/dual address)

In this mode, these registers are not used. The contents of these registers are irrelevant.

· Chained-block transfer mode

These two registers should be initialized to the 16 low-order bits of the 20-bit starting address of the descriptor that points to the buffer following the last buffer to be written or read in the chained-block transfer mode. The 4 high-order bits of the descriptor are specified by the chain pointer base (CPB). These registers can be written to by the CPU even when DMA is enabled. When the CPU updates the EDA, the EDAL should be written first followed by the EDAH. Both EDAL and EDAH are updated at the same time when EDAH is written. After a reset, the value of these registers is undefined.

	-			- Н	_	 	->	4			_	L —			->		
	15						8	7							0		
Single-block transfer mode (dual address)		Unus		100			Unused					4					
Single-block transfer mode (single address)				One	2560						Oii	use					
Chained-block transfer mode				ED	АН						E	DAL)AL				

6.2.5 Receive Buffer Length (BFL) L, H

One set of these two 8-bit registers is provided for each of channels 0 and 1.

- Single-block transfer mode (single address/dual address)
 In this mode, these registers are not used. The contents of these registers are irrelevant.
- · Chained-block transfer mode

These registers are used only during chained-block transfer from the MSCI to memory to specify, the buffer length in memory in byte units.

The registers should be set in DMA initial state. After a reset, the value of these registers is undefined.

		-			- H	_			->	K -			– L	-			->
		15							8	7							0
Single-block transfer mode (dual address)			Unused Unused														
Single-block transfer mode (single address)			Ollused							Olluseu							
	Memory to MSCI	Unused Unused															
transfer mode	MSCI to memory				В	FL	Н						В	FLL			

6.2.6 Byte Count Register (BCR) L, H

One set of these two 8-bit registers is provided for each of channels 0 and 1.

• Single-block transfer mode (single address/dual address)

The number of bytes to be transferred (up to 64 kbytes) is set as a 16-bit value in these registers. The value in these registers is decremented (-1) each time one byte of data is transferred by the DMAC; the transfer operation terminates when this value becomes 0000H. If 0000H is set as the initial value, 64 kbytes will be transferred.

The registers should be set in DMA initial state. After a reset, the value of these registers is undefined.

· Chained-block transfer mode


In this mode, the DMAC writes the number of bytes remaining in the buffer currently being accessed. When this value becomes 0000H, read/write access to the current buffer terminates and the next buffer is selected. At this time, the value of the byte count registers (BCR) will be updated, either to the byte length stored in the descriptor data length in the case of memory-to-MSCI (send: buffer read) transfers, or to the value of the receive buffer length (BFL) in the case of MSCI-to-memory (receive: buffer write) transfers.

The CPU is prohibited from writing data to the BCR during chained-block transfers. After a reset, the value of these registers is undefined.

	-	 	-н		 	>	K	 		L-		 >
	15	 				8	7					0
Single-block transfer mode (dual address)												
Single-block transfer mode (single address)			ВС	RH					E	3CR	L	
Chained-block transfer mode												

6.2.7 DMA Status Register (DSR)

Identical registers are used for channels 0 and 1 to indicate the status of a DMA transfer. This register is also used to enable or disable each DMAC channel.



*1 These bits are reserved. When read, their value is undefined. They can be set to 0 or 1.

1: Frame transfer completed

- *2 Reserved. These bits always read 0 and should be set to 0.
- *3 These bits can be cleared by writing 1 to their bit positions.

Bit 7: EOT (End of Transfer)

· Single-block transfer (dual/single address)/Chained-block transfer mode

This bit is set to 1 to indicate that the transfer operation by the DMAC has been completed normally. See the table "DMAC Operating Modes" in section 6.4.1 for the conditions governing DMA normal completion.

This bit is cleared to 0 when 1 is written to it.

When this bit and the EOTE bit in the DMAC interrupt enable register (DIR) are both 1, the DMAC generates an internal interrupt (DMIB).

Bit 6: EOM (End of Frame Transfer)

• Single-block transfer mode (dual/single address)

This bit is reserved. When read, the value returned is undefined. Either 0 or 1 can be written to this bit.

· Chained-block transfer mode

The EOM bit goes to 1 to indicate that a transfer of one frame has been completed normally. Provided that the frame interrupt counter (FCT) is disabled, this bit is cleared when 1 is written to this bit position.

While the FCT is enabled*1 and its value is other than 0000, the EOM bit remains 1. When 1 is written to this bit, the counter is decremented. When the counter value becomes 0000, the EOM bit goes to 0. When the FCT is enabled and the EOM bit is 0, 1 must not be written to this bit. The EOM bit is also cleared when a frame-end interrupt-counter-clear command is issued. When an FCT overflow occurs, FCT is reset to 0000 and the EOM bit goes to 1. At this time, the EOM bit can be cleared by a frame-end interrupt-counter-clear command specified by the DMA command register.

If this bit is 1 and the EOME bit in the DMA interrupt enable register (DIR) is 1, the DMAC generates an internal interrupt (DMIB).

*1 See section 6.2.8 "DMA Mode Register A" for details of the CNTE bit.

Bit 5: BOF (Buffer Overflow/Underflow)

• Single-block transfer mode (dual/single address)

This bit is reserved. When read, the value returned is undefined. Either 0 or 1 can be written to this bit.

· Chained-block transfer mode

The BOF bit goes to 1 when a buffer overflow or underflow occurs in the DMAC. In this mode, buffer overflow is defined as the condition that occurs during MSCI-to-memory (receive) transfer when a transfer request is issued by the MSCI while the value of the current descriptor address register (CDA) and that of the error descriptor address register (EDA) are the same. A buffer underflow is the condition during memory-to-MSCI transfer (transmit) when a transfer request is issued by the MSCI while the value of the CDA and the EDA are the same.

When 1 is written to this bit, it is cleared.

If both this bit and the BOFE bit in DIR are 1, the DMAC generates an internal interrupt (DMIA).

Bit 4: COF (Counter Overflow)

- Single-block transfer mode (dual/single address)

 This bit is reserved. When read, the value returned is undefined. Either 0 or 1 can be written to this bit.
- · Chained-block transfer mode

The COF bit indicates an overflow of the frame-end interrupt-counter (FCT). It goes to 1 when a frame transfer is completed while the FCT value is 1111. At this time, the FCT goes to 0000. When 1 is written to this bit, it is cleared.

If both this bit and the COFE bit in DIR are 1, the DMAC generates an internal interrupt (DMIA).

Bits 3 and 2: Reserved. Bits 3 and 2 are always read 0 and should be set to 0.

Bit 1: DE (DMA Enable)

• Single-block transfer (dual/single address)/Chained-block transfer modes This bit enables or disables the corresponding DMA channel.

DE	Function
0	Disables DMA channel 0 or 1
1	Enables DMA channel 0 or 1

When writing a value to the DE bit, 0 must be written to $\overline{\text{DWE}}$ bit at the same time. For auto-requests (memory-to-memory transfers), transfer starts when this bit is set to 1. If the transfer request source is an external line or the MSCI, transfer starts when the request is issued while this bit is 1.

When the DMA transfer end condition is satisfied, the DE bit of the corresponding channel is automatically cleared. For the DMA transfer end condition, see the table "DMAC Operating Modes" in section 6.4.1.

The DMAC enters the halt state when 0 is written to the DE bit during a transfer.

Bit 0: DWE (DE Bit Write Enable)


• Single-block transfer (dual/single address)/Chained-block transfer mode \overline{DWE} enables write operations to the DMA enable (DE) bit. When writing to the DE bit, 0 must be written to \overline{DWE} . However, since the value of this bit is not retained, 0 must be written to \overline{DWE} bit when writing any values to the DE bit.

When read, this bit always returns a value of 1.

6.2.8 DMA Mode Register A (DMRA)

Identical registers are used for channels 0 and 1. This register specifies the DMA transfer source, transfer mode, transfer direction, number of DMA frames, enable/disable of the frame-end interrupt-counter, and the method for receiving a DMA request from an external line (level or edge sensitive).

This register should be set in DMA initial state.



^{*1} Reserved bit. When this bit is read, the value returned is undefined. Either 0 or 1 can be written to this bit.

Bits 7-6: RSEL1-0 (DMA Transfer Request Source)

Single-block (dual/single address)/Chained-block modes
 The RSEL bits specify the DMA transfer request source. These bits are cleared to 0 after reset.

^{*2} This setting is reserved. If selected, correct operation cannot be guaranteed.

RSEL1	RSEL0	Function
0	0	DMA transfer request by external line
0	1	Reserved
1	0	DMA transfer request by MSCI*
1	1	Reserved

^{*} The DMS bit in this register must be set to 0 before the DMAC can receive a request from the MSCI.

Bit 5: AMOD (DMA Transfer Address Mode)

Bit 4: TMOD (DMA Transfer Mode)

• Single-block (dual/single address)/Chained-block modes

These bits specify the DMAC operation mode. After reset, the value of AMOD is 1 and that of TMOD is 0.

AMOD	TMOD	DMAC Operation Mode
0	0	Single-block transfer (single address)
0	1	Chained-block transfer
1	0	Single-block transfer (dual address)
1	1	Reserved*

^{*} This setting is reserved. If selected, correct operation cannot be guaranteed.

Bit 3: RT (DMA Transfer Direction)

• Single-block transfer (dual address)

This bit is reserved. When read, the value is undefined. Either 0 or 1 can be written to this bit.

• Single-block transfer (single address)/Chained-block transfer mode

In these modes, this bit specifies the direction of the DMA transfer (either from the MSCI to memory or from memory to the MSCI).

This bit is cleared to 0 after a reset.

RT	DMA Transfer Direction
0	From MSCI to memory
1	From memory to MSCI

Bit 2: NF (Number of DMA Frames)

• Single-block transfer (dual/single address)

This bit is reserved. When read, the value is undefined. Either 0 or 1 can be written to this bit.

· Chained-block transfer

This bit specifies either single or multi-frame chained-block transfer between memory and the MSCI. This bit is cleared to 0 after a reset.

NF	Transfer mode	
0	Single frame mode	
1	Multi-frame mode	

Bit 1: CNTE (Frame-End Interrupt-Counter Enable/Disable)

• Single-block transfer (dual/single address)

In these modes, this bit should be set to 0.

· Chained-block transfer

This bit specifies enable/disable of the frame-end interrupt-counter (FCT). See section 6.2.7 "DMA Status Register" and 6.2.10 "Frame-End Interrupt-Counter."

This bit is cleared to 0 after a reset.

CNTE	Function
0	Disables the frame-end interrupt-counter
1	Enables the frame-end interrupt-counter

Bit 0: DMS (DREQ Input Mode)

Single-block (dual/single address)/Chained-block modes

The DMS bit specifies the mode (level or edge sensitive) in which DMA requests input from an external line or from the MSCI.


DMS	Function
0	Level sensitive
	When the DMS bit is set to level sensitive, the DMAC samples the DREQ line at the rising
	edge of the ø clock, two cycles prior to the end of the current machine cycle. When the
	DMAC acquires the bus control, the DMAC starts transfer operation at the next bus cycle.
1	Edge sensitive
	When the DMS bit is set to edge sensitive, if the DMAC detects a DREQ falling edge prior
	to the rising edge of the ø clock two cycles before the end of a machine cycle, the DMAC
	acquires the bus control and starts transfer operation at the next bus cycle.

Note: When receiving a DMA transfer request from the MSCI (the RSEL1-0 bits in DMA mode register A are set to 1,0) the DMS bit must be 0. In other words, the DMA request from the MSCI is always level sensitive.

6.2.9 DMA Mode Register B (DMRB)

Identical registers are used for channels 0 and 1. This register is used to specify the transfer direction when single-block (dual address) mode has been selected. It is also used to specify the transfer mode in the single-block transfer between memory and memory. The single-block (dual address) mode is specified by the AMOD and TMOD bits in DMA mode register A.

This register should be set in DMA initial state.



^{*1} Reserved. These bits always read 0 and should be set to 0.

^{*2} Reserved. When read, these bits are undefined. They can be set to 0 or 1.

Bits 7-5: Reserved. These bits always read 0 and should be set to 0.

Bits 4-3: DM1-0 (Destination)

• Single-block (dual address)

The DM bits specify the DMA transfer destination (memory or I/O), as well as address increment/decrement. These bits are both set to 1 after reset.

DM1	DM0	Function
0	0	Memory is specified as the destination; the destination address register (DAR)
		is incremented (+1) after each byte transfer.
0	1	Memory is specified as the destination; DAR is decremented (-1) after each
		byte transfer.
1	0	Memory is specified as the destination; the address is not changed.
1	1	I/O is specified as the destination; the address is not changed.

• Single-block (single address)/Chained-block transfer modes
In these modes, these bits are reserved. When read, the value returned is undefined. When writing to these bit positions, either 0 or 1 can be written.

Bits 2-1: SM1-0 (Source)

• Single-block (dual address)

The SM bits specify the DMA transfer source (memory or I/O), as well as address increment/decrement. These bits are cleared to 0 after reset.

SM0	Function
0	Memory is specified as the source; source address register (SAR) is
	incremented (+1) after each byte transfer.
1	Memory is specified as the source; SAR is decremented (-1) after
	each byte transfer.
0	Memory is specified as the source; the address is not changed.
1	I/O is specified as the source; the address is not changed.
	0

• Single-block (single address)/Chained-block transfer modes In these modes, these bits are reserved. When read, the value returned is undefined. When writing to these bit positions, either 0 or 1 can be written. The DM1-0 and SM1-0 bits are used in combination to specify the following transfer modes.

DM1	DM0	SM1	SM0	Transfer Mode	Address Increment/Decrement*1
0	0	0	0	Memory-to-Memory	SAR + 1, DAR + 1
0	0	0	1	Memory-to-Memory	SAR – 1, DAR + 1
0	0	1	0	Memory*2 -to-Memory	SAR fixed, DAR + 1
0	0	1	1	I/O-to-Memory	SAR fixed, DAR + 1
0	1	0	0	Memory-to-Memory	SAR + 1, DAR – 1
0	1	0	1	Memory-to-Memory	SAR – 1, DAR – 1
0	1	1	0	Memory*2 -to-Memory	SAR fixed, DAR – 1
0	1	1	1	I/O-to-Memory	SAR fixed, DAR – 1
1	0	0	0	Memory-to-Memory*2	SAR + 1, DAR fixed
1	0	0	1	Memory-to-Memory*2 SAR – 1, DAR fixed	
1	0	1	0	Reserved*3	
1	0	1	1	Reserved*3	
1	1	0	0	Memory-to-I/O	SAR + 1, DAR fixed
1	1	0	1	Memory-to-I/O	SAR – 1, DAR fixed
1	1	1	0	Reserved*3	
1	1	1	1	Reserved*3	

^{*1} SAR: Source address register
DAR: Destination address register

There are 12 modes available. Transfers between I/O (memory-mapped I/O) and I/O (memory-mapped I/O) are not allowed.

Irrespective of the address increment/decrement setting, the $\overline{\text{ME}}$ line is always asserted (low) when memory (including memory-mapped I/O) is specified; likewise, the $\overline{\text{IOE}}$ line is asserted (low) when I/O is specified.

When I/O or memory-mapped I/O is specified as either the source or destination, DMA operation is controlled by the \overline{DREQ} line. For transfers between memory and memory, DMA operation is not affected by the \overline{DREQ} line (auto-request).

^{*2} Because this address is fixed, the memory in this mode could be used as memory-mapped I/O.

^{*3} This setting is reserved. If selected, correct operation is not guaranteed.

Bit 0: MMOD (Mode for Memory-to-Memory Transfers)

• Single-block mode (dual address)

MMOD specifies the DMA mode (cycle steal or burst) for transfers between memory and memory.

MMOD	Function
0	Cycle steal mode. The bus is released at the end of each byte transfer. During the bus
	cycle of another master, the DMAC continues to request the bus.
1	Burst mode. In the burst transfer mode, once a DMA transfer starts, the DMAC retains
	control of the bus until the transfer is completed. Bus control is never returned to the CPU.
	The DMAC continues to request bus control until the byte count register goes to 0000H.

• Single-block mode (single address)/Chained-block mode

This bit is reserved. When read, the value returned is undefined. Either 0 or 1 can be written to this bit position.

6.2.10 Frame-End Interrupt-Counter (FCT)

Identical registers are used for channels 0 and 1. This read-only 4-bit counter counts the unprocessed interrupts which occurred during a chained-block transfer between the MSCI and memory in the multi-frame transfer mode.

	7	6	5	4	3	2 ,	1	0
Single-block transfer mode (dual address)					_*2	*2	*2	*2
Single-block transfer mode (single address)	_*1	_*1	_*1	_*1				
Chained-block transfer mode					FCT3	FCT2	FCT1	FCT0
Read/Write	_	_	-	_	R	R	R	R
Initial Value	0	0	0	0	0	0	0	0
					Frame	-End Intern	upt-Counter	Value

^{*1} Reserved. These bits always read 0.

^{*2} Reserved. When read, these bits are undefined.

Bits 3-0: FCT3 – 0 (Frame-End Interrupt-Counter Value)

• Single-block mode (dual/single address)

These bits are reserved. When read, the value is undefined.

· Chained-block mode

In the chained-block multi-frame transfer mode, the DMAC can request a DMIB internal interrupt (frame end interrupt) at the end of each frame. (The DMAC remains enabled and successive interrupts can occur.) If the transfer of successive requested frames is completed before the CPU executes the interrupt processing routine, some interrupt requests might remain unprocessed. This register counts such interrupts.

The frame-end interrupt-counter (FCT) is enabled or disabled by the CNTE bit in DMA mode register A (DMRA). For details, see section 6.2.8 "DMA Mode Register A."

The EOM bit in the DSR remains at 1 until this counter goes to 0000. When 1 is written to the EOM bit, the FCT is decremented. (While the FCT is enabled and its value is 0000, the EOM bit in the DSR must not be set to 1.)


If frame transfer continues after the counter value reaches 1111, the DMAC stops the transfer operation after the next 1-frame transfer has been completed. At this time, the COF bit in the DSR goes to 1. If the COFE bit in the DMA interrupt enable register is 1, the DMAC generates a counter overflow interrupt (DMIA).

At this time, the FCT goes to 0000 and the EOM bit in DSR goes to 1. The EOM bit can be cleared by a frame-end interrupt-counter-clear command specified by the DMA command register.

6.2.11 DMA Interrupt Enable Register (DIR)

Identical registers are used for channels 0 and 1.

The DIR register enables interrupts caused by the EOT, EOM, BOF, and COF bits of the DSR.



^{*1} Reserved. When read, these bits are undefined. They can be set to 0 or 1.

Bit 7: EOTE (Transfer End Interrupt Enable)

Single-block (dual/single address)/Chained-block transfer
 EOTE specifies whether to enable or disable a DMA normal end interrupt (DMIB) originating from the
 EOT bit.

EOTE	Function
0	Disables an internal interrupt (DMIB) caused by the EOT bit
1	Enables an internal interrupt (DMIB) caused by the EOT bit

^{*2} Reserved. These bits always read 0 and should be set to 0.

Bit 6: EOME (Frame Transfer End Interrupt Enable)

• Single-block transfer (dual/single address)

This bit is reserved. When read, the value is undefined. Either 0 or 1 can be written to this bit position.

· Chained-block transfer mode

EOME specifies whether to enable or disable a DMA frame end interrupt (DMIB).

EOME Function

0	Disables an internal interrupt (DMIB) caused by the EOM bit
1	Enables an internal interrupt (DMIB) caused by the EOM bit

Bit 5: BOFE (Buffer Overflow/Underflow Interrupt Enable)

• Single-block transfer (dual/single address)

This bit is reserved. When read, the value is undefined. Either 0 or 1 can be written to this bit position.

· Chained-block transfer mode

BOFE specifies whether to enable or disable a buffer overflow/underflow interrupt (DMIA).

BOFE Function

0	Disables an internal interrupt (DMIA) caused by the BOF bit		
1	Enables an internal interrupt (DMIA) caused by the BOF bit	;	

Bit 4: COFE (Counter Overflow Interrupt Enable)

• Single-block transfer (dual/single address)

This bit is reserved. When read, the value is undefined. Either 0 or 1 can be written to this bit position.

· Chained-block transfer mode

COFE specifies whether to enable or disable a counter overflow interrupt (DMIA).

COFE Function

0	Disables an internal interrupt (DMIA) caused by the COF bit
1	Enables an internal interrupt (DMIA) caused by the COF bit

Bits 3-0: Reserved. These bits always read 0 and should be set to 0.

6.2.12 DMA Command Register (DCR)

Identical registers are used for channels 0 and 1. The DCR register is used to issue a software abort or frame-end interrupt-counter-clear command for the DMAC. This register always reads 00H.

	7	6	5	4	3	2	1	0
Single-block transfer mode(dual address)								
Single-block transfer mode(single address)	_*1	_*1	_*1	_*1	_*1	_*1	CMD1	CMDo
Chained-block transfer mode								
Read/Write	-	_	_	_	_	-	w	w
Initial Value	-	-	-	-	-	-		_
						Cor	mmand Spe	cification*2
						01: Software abort 10: Frame-end interrupt- counter-clear Others: Reserved		

^{*1} Reserved. These bits always read 0 and should be set to 0.

^{*2} These commands should not be issued while the corresponding DMAC channel is enabled (DE = 1).

No values other than those shown here (01H and 02H) should be written to this register.

Command Name	Function
Software abort (01H)	Initializes the corresponding DMAC channel (see figure 6-2). All
	DMAC registers maintain their previous value.
Frame-end interrupt -	Clears the frame-end interrupt-counter (FCT) of the corresponding
counter-clear (02H)	DMAC channel to 0H and the EOM bit in the DSR to 0.

If the DMAC has been disabled by software (DE bit cleared), the DMAC must be initialized by a software abort command before the new DMAC operation. This is necessary because the DMAC retains its internal state after being disabled.

If the DMAC has been disabled because the transfer end conditions were satisfied, no initialization is necessary.

The state transition diagram for the three operating modes of the DMAC (initial state, enable state, and halt state) is shown in figure 6-2.




Figure 6-2. Software Abort and DMAC Operation

If the DE bit in the DSR is cleared by the CPU while the DMAC is enabled, the DMAC enters the halt state.

Issuing a software abort command while the DMAC is halted initializes it. The DMRA, DMRB, DSR, FCT, and DIR remain unchanged.

Note: The mode, address, and data length should not be changed during the DMAC halt or enable states. If it is necessary to change these values, the DMAC should be initialized by a software abort in advance.

After a DMA operation is completed (see the explanation of transfer end conditions in table 6-5 "DMAC Operating Modes"), the DMAC is initialized and no software abort commands are necessary.

6.2.13 DMA Priority Control Register (PCR)

PCR is shared by DMAC channels 0 and 1. It specifies channel priority.

When both channels issue a DMA request, the higher priority channel is given control of the bus.*

* DMA transfer may be requested by the following sources: an external signal (DREQ line), an internal request (MSCI), or auto-request. See section 6.4 "Operating Modes."

	7	6	5	4	3	2	1	0
Single-block Transfer Mode (dual address)								
Single-block Transfer Mode (single address)	-•	_•	- •	_*	_•	_•	_•	PR0
Chained-block Transfer Mode								
Read/Write	_	_	-	_	_	_	-	R/W
Initial Value	0	0	0	0	0	0	0	o
						nel Priority annel 0 has	-	rer channel 1

1: Channel 1 has priority over channel 0

Bits 7-1: Reserved. Bits 7-1 always read 0 and should be set to 0.

Bit 0: PR0 (Channel Priority)


Single-block (dual/single address)/Chained-block transfer

PR0	Function
0	DMAC channel 0 has priority over channel 1.
1	DMAC channel 1 has priority over channel 0.

^{*} These bits are reserved. They always read 0 and must be set to 0.

6.2.14 DMA Master Enable Register (DMER)

DMER is shared by DMAC channels 0 and 1. It specifies whether to enable or disable the DMAC.



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: DME (DMA Master-Enable)

• Single-block transfer (single/dual address)/Chained-block transfer modes Enables channels 0 and 1.

DME	Function
0	Disables both DMAC channels
1	Enables both channels (depending on each DE bit)

The DME bit is set to 1 by a reset. When the \overline{NMI} line is asserted, the DME bit goes to 0. This disables the DMAC and allows control to be passed to the CPU. The DE bit and DMAC internal states are not affected by the \overline{NMI} signal. After the \overline{NMI} has been processed, the DMAC can be restarted by writing a 1 to the DME bit.

Figure 6-3 shows DME bit state transitions during NMI processing. Figure 6-4 shows the DMA enable logic.




Figure 6-3. DME Bit State Transitions




Figure 6-4. DMA Enable Logic

The DME bit can be set to 1 by software (it cannot be cleared).

Bits 6-0: Reserved. Bits 6 - 0 always read 0 and should be set to 0.

NMI and DMA Operation: If an NMI occurs during DMAC operation, the DMAC completes the current byte transfer, then passes control to the CPU. The DME bit in the DMA Master Enable Register is cleared and the DMA transfer is suspended. Since the DE bits and internal register values remain unchanged, the DMAC can be restarted by setting the DME bit.

Figure 6-5 shows the effect of an $\overline{\text{NMI}}$ on DMAC operation. An $\overline{\text{NMI}}$ could be used to suspend DMAC operation.




Figure 6-5. Effect of an NMI on DMAC Operation

6.3 Descriptor

In the chained-block transfer mode, transmit/receive data is stored in buffers in system memory. Each buffer has a descriptor indicating its attributes. The buffers are linked by these descriptors.

6.3.1 Chained-block Transfers from Memory to the MSCI (Transmit)

Figure 6-6 shows descriptors and buffers in system memory for chained-block transfers from memory to the MSCI.




Figure 6-6. Descriptors and Buffers for Chained-block Transfers from Memory to the MSCI

The descriptor consists of a 16-bit chain pointer, 20-bit buffer pointer, 16-bit data length field, and an 8-bit status field. These fields are allocated to system memory in bytes. Figure 6-7 shows the format of a descriptor. A detailed explanation of the descriptor follows.




Figure 6-7. Descriptor Format

Chain Pointer (16 Bits): The chain pointer specifies the 16 low-order bits of the 20-bit start address of the next descriptor. The four high-order bits are specified by the chain pointer base (CPB). The chain pointer value is loaded into the Current Descriptor Address Register (CDA) during buffer switching.

Buffer Pointer (20 Bits): The buffer pointer specifies the start address of the buffer corresponding to this descriptor. The buffer pointer value is loaded into the Buffer Address Register (BAR) at the start of transfer or during buffer switching.

Data Length (16 Bits): Data length specifies the length (in bytes) of the data in the buffer corresponding to this descriptor. The data length value is loaded into the Byte Count Register (BCR) at the start of transfer or during buffer switching.

For chained-block transfers from memory to the MSCI (transmit), this is controlled by the CPU (initialized by the CPU).

Status (8 Bits): Status specifies a frame transfer end or DMA transfer end after the buffer data corresponding to this descriptor has been transferred.

For chained-block transfers from memory to the MSCI (transmit), this is controlled by the CPU (initialized by the CPU).

Table 6-3 shows the status format for chained-block transfers from memory to the MSCI (transmit).

Table 6-3. Status Configuration (transmit)

Bit	Function
7	EOM
6	(Unused)
5	(Unused)
4	(Unused)
3	(Unused)
2	(Unused)
1	(Unused)
0	EOT

The functions of these bits are described below.

Bit 7: EOM (End of Frame Transfer)

Specifies whether or not the frame ends with the corresponding buffer.

EOM	Function
0	The frame does not end with the corresponding buffer.
1	The frame ends with the corresponding buffer.

Bit 0: EOT (End of Transfer)

In multi-frame mode, this specifies whether or not to end the DMA transfer after transferring the current frame.

EOT	Function
0	End of transfer is not specified.
1	End of transfer is specified after transferring the current frame.

Note: Status bits 6 - 1 are not used for chained-block transfers from memory to the MSCI.

6.3.2 Chained-block Transfers from the MSCI to Memory (Receive)

Figure 6-8 shows descriptors and buffers in system memory for chained-block transfers from the MSCI to memory.




Figure 6-8. Descriptors and Buffers for Chained-block Transfers from the MSCI to Memory

The descriptor format for chained-block transfers from the MSCI to memory is the same as that shown in figure 6-7. The functions of the associated fields are listed below.

Chain Pointer (16 Bits): The chain pointer specifies the 16 low-order bits of the 20-bit start address of the next descriptor. The four high-order bits are specified by the chain pointer base (CPB). The chain pointer value is loaded into the current descriptor address register (CDA) during buffer switching.

Buffer Pointer (20 Bits): This specifies the start address of the buffer corresponding to this descriptor. The buffer pointer value is loaded into the buffer address register (BAR) at the start of transfer or during buffer switching.

Data Length (16 Bits): Data length indicates the length (in bytes) of data in the buffer corresponding to this descriptor.

For chained-block transfers from the MSCI to memory (receive), the length is specified by the DMAC. After the DMAC loads the receive data into the buffer, it loads the byte count of the data which is written to the buffer into this field.

Status (8 Bits): This indicates the status of the data in the buffer corresponding to this descriptor.

For chained-block transfers from the MSCI to memory (receive), the status is specified by the DMAC. After the DMAC loads the data into the buffer, it loads the status of the data which is written to the buffer into this field.

Table 6-4. Status Configuration (receive)

Bit	Function
7	EOM
6	Short frame
5	Abort
4	Residue bit
3	Overrun
2	CRC
1	(Unused)
0	(Unused)

Table 6-4 shows the status configuration for chained-block transfers from the MSCI to memory (receive).

If the frame ends with the buffer corresponding to the descriptor, the MSCI Frame Status Register (MFST) value, which is set immediately after the MSCI transmits the end-of-frame from the receive buffer to the internal data bus, is written to status bits 7-0.* If the frame does not end with the buffer corresponding to the descriptor and if the buffer is switched inside a frame, status bits 7-0 are cleared.

* For an explanation of each bit, see sections 4.2.11 "MSCI Status Register 2" and 4.2.13 "MSCI Frame Status Register."

6.4 Operating Modes

6.4.1 Overview

The on-chip DMAC supports single-block transfer modes (dual/single address) and chained-block transfer mode (single address). Each transfer mode is summarized in table 6-5.

Table 6-5. DMAC Operating Modes

Operating Mode*1		*1	Single-block transfer (dual address)	r mode	Single-block transf (single address)	er mode	Chained-block	transfer mode	e (single addre	ss)
}			Between Memory Between Memory		Memory to MSCI	MSCI to	Memory to M	SCI	MSCI to Memory	
			and Memory	and I/O*2 (memory mapped I/O)	-	Memory	Single frame transfer	Multi-frame transfer	Single frame transfer	Multi-frame transfer
Reques	ting Source	e	Auto request*3	External line or MSCI	MSCI					
Data tr	ansfer unit		Single block		Single block		Single frame	Multi-frame	Single frame	Multi-frame
start either or cycle st			Before transfer start either the burst or cycle steal mode must be selected.*4	Control is based on one of two methods. The request line is either edge or level sensitive.*5	Started by a request from the MSCI. A request from the MSCI is level sensitive.					·
Minim cycle/b	um transfer yte		6 cycles		3 cycles					
	Source address		Specified by source ac	ldress register (SAR)		MSCI receiver	Specified by buffer address register (BAR)		MSCI receiver	
	Destinatio address	n	Specified by destination (DAR)	on address register	MSCI transmitter Specified by DAR MSCI transmitter			Specified by BAR		
	Transfer end condition	Nor- mal end	The number of bytes of transferred.	es of data specified in the byte count register (BCR) has been			One frame has been transferred.	The frame specified by the descriptor status field has been transferred.	One frame has been transferred.	
		Error end					descriptor addi	nsfer request is ress register (EI r (CDA) match interrupt-count	OA) and current	descriptor
Availa	ble MSCI I	Modes		Asynchronous, byte sy	nchronous, or bit syn	chronous	Bit synchronou	1S		

^{*1} The operating mode is specified using the AMOD and TMOD bits of the DMA mode register A. For details, see section 6.2.8 "DMA Mode Register A."
*2 I/O includes the MSCI. When the MSCI is specified as the source or destination, the request line is level sensitive. In this case, the DMS bit in the DMA mode register A. (DMRA) should have been cleared in advance.

^{*3} The DMAC issues transfer requests. Transfer starts immediately after the DMAC is enabled.

*4 For details on burst and cycle steal transfers, see section 6.4.2 "Single-Block Transfers between Memory and Memory (Dual Address)."

*5 For details on edge- or level-sensitive DREQ input for transfer requests, see section 6.4.3 "Single-Block Transfers Between Memory and I/O (Memory-Mapped I/O) (Dual Address)."

6.4.2 Single-block Transfers Between Memory and Memory (Dual Address)

(1) Operation

For single-block transfers between memory and memory (dual address type), the source start address, destination start address, and transfer byte count must be loaded into the source address register (SAR), destination address register (DAR), and byte count register (BCR), respectively.

Figure 6-9 shows an example of a single-block transfer between memory and memory (dual address).





Figure 6-9. Single-block Transfers Between Memory and Memory (Dual Address)

The memory address data pointed to by SAR is DMA-transferred in byte units to the memory address pointed to by DAR. The number of bytes to be transferred is specified in BCR. BCR is decremented each time one byte of data is transferred. When BCR reaches 0000H, the DMAC stops transfer and enters the DMA initial state. At this time, an internal interrupt is generated (if enabled).

In the memory-to-memory single-block transfer mode (dual address), either burst transfer or cycle steal transfer can be selected.

In the burst mode, the DMA cycle lasts until the DMA transfer is complete (the byte count register reaches 0000H). The DMAC then passes control to the CPU.

In the cycle steal mode, the DMAC passes control to the CPU or another bus master* after transferring each byte of data. The CPU executes one machine cycle, then passes control back to the DMAC as follows:



This is repeated until the transfer end conditions are satisfied.

- * See section 3.5 "Bus Arbiter."
- (2) Register setting

Follow the six steps listed below to begin a single-block transfer between memory and memory (steps
① to ⑤ do not have to be completed in sequence).

- 10 Load the source start address into the SAR and the destination start address into the DAR.
- ② Load the transfer byte count into the BCR.
- Select the single-block transfer mode (dual address) by setting the AMOD bit and TMOD bit in DMRA to 1 and 0, respectively, and clearing CNTE bit in DMRA.
- Select the memory-to-memory transfer mode and the address increment/decrement by using the SM1-0 bits and the DM1-0 bits in DMRB for the source and destination, respectively.
- Select either cycle steal or burst mode for the DMA using the MMOD bit in DMRB.
- After completing steps ① to ⑤ , set the DE bit to 1 (in DSR). After this write cycle is completed, 1 machine cycle of the next instruction is executed before DMA transfer starts.

If a bus cycle for a bus master other than the CPU is inserted immediately after the DSR write cycle, DMA transfer starts immediately after the bus cycle. Consequently, the next instruction is executed after the DMA transfer.

(3) External bus timing

Figure 6-10 shows external bus timing for the memory-to-memory single-block transfer mode (dual address type) using cycle steal transfer.




Figure 6-10. Memory-to-Memory Single-block Transfer (Dual Address)(Cycle Steal Mode)

In this transfer mode, memory read and write cycles are successively executed to transfer one byte of data.

Notes on the timing for memory-to-memory single-block transfer mode:

- \odot Transfer requests are issued by auto-request; the \overline{DREQ} line input has no effect on DMA transfers.
- Wait states can be inserted between the T2 and T3 states in each bus cycle (memory read and write cycles) using the WAIT line or the wait control register.

- ③ One Ti clock cycle is inserted before the first byte of transfer.
- In the last byte of the DMA transfer cycle (BCR = 0000H), the TEND line is asserted from the rising edge of T2 in a DMA read cycle to the end of the DMA write cycle. (The TEND signal is output in the single-block transfer mode (dual address), independent of transfers between memory and memory and between memory and I/O (memory-mapped I/O)).

6.4.3 Single-block Transfers Between Memory and I/O (Memory-mapped I/O) (Dual Address)

(1) Operation

For single-block transfers between memory and I/O (memory-mapped I/O) (dual address type), the source start address, destination start address, and transfer byte count must be loaded into the source address register (SAR), destination address register (DAR), and byte count register (BCR), respectively.

Figure 6-11 shows an example of a single-block transfer from memory to I/O (memory-mapped I/O) (dual address type).




Figure 6-11. Single-block Transfers between Memory and I/O (Memory-mapped I/O) Using Dual Address Type

The memory address data set in SAR is DMA-transferred in byte units to the I/O (memory-mapped I/O) address set in DAR. The number of bytes to be transferred is specified in BCR. BCR is decremented each time one byte of data is transferred. The change in the address value to be set in SAR must be plus or minus one, and the DAR value must be fixed. When BCR reaches 0000H, the DMAC stops transfer and enters the DMA initial state. At this time, an internal interrupt is generated (if enabled).

For single-block transfers between memory and I/O (memory-mapped I/O), a transfer request from an external I/O device is received via the \overline{DREQ} line. The \overline{DREQ} line input can be level or edge sensitive (level sensitive for requests from the MSCI). The level- and edge-sensitive modes of the \overline{DREQ} line are explained below assuming that no bus requests are issued from bus masters (external I/O devices, refresh controller, and the other channel of the on-chip DMAC) other than the DMAC.

If the \overline{DREQ} line is level sensitive, DMA operation continues as long as the \overline{DREQ} line is low. When it goes high, control is passed to the CPU*1 after the current data transfer is completed. The CPU then executes one machine cycle. If the \overline{DREQ} line is still high, the CPU executes another machine cycle.

While the \overline{DREQ} line is high, the CPU has control of the bus. When the \overline{DREQ} line goes low again, the CPU completes the current machine cycle, then passes control to the DMAC. The \overline{DREQ} signal is sampled, at the rising edge of the \emptyset clock one state before the T3 state in the DMA write cycle. Figure 6-12 shows how the \overline{DREO} line level affects the CPU and the DMAC.

*1 Bus masters other than CPU can have control of the bus. For details, see section 3.5 "Bus Arbiter."




Figure 6-12. CPU and DMA Operation When the DREQ Line is Level Sensitive

If the \overline{DREQ} input line is edge sensitive, DMA operation starts when a falling edge is detected on the \overline{DREQ} line. If another falling edge is detected between after the falling edge of the ø clock T1 state in the DMA read cycle and before the rising edge of the ø clock (one state before T3) in the write cycle, the DMAC continues operation. If another falling edge is not detected, control is passed to the CPU after the current transfer is completed. Unless a falling edge on the \overline{DREQ} line is detected prior to the rising edge of the ø clock (one state prior to T3 or Ti) during the CPU's machine cycle, the CPU continues operation. If an edge is detected, control is passed to the DMAC at the end of the current machine cycle. If two or more falling edges are inserted before the DMA transfer, only one transfer is performed.






Figure 6-13. CPU and DMA Operation When the DREQ Line is Edge Sensitive

(2) Register setting

To start a single-block transfer (dual address) between memory and I/O (memory-mapped I/O) follow the 6 steps listed below (steps ① to ⑤ do not have to be completed in sequence).

- ① Load the memory start address into the SAR (or the DAR), and the I/O address in the DAR (or the SAR).
- 2 Load the transfer byte count into the BCR.
- Select the single-block transfer mode (dual address type) by setting the AMOD bit in DMRA and clearing the TMOD bit and the CNTE bit in the DMRA.

- a Select either the \overline{DREQ} line or MSCI as a DMA transfer requesting source using the RSEL 1 0 bits in DMRA. For the \overline{DREQ} input, specify whether edge or level sensitive using the DMS bit in DMRA and for MSCI, clear the DMS bit (level sensitive).
- Specify the transfer direction whether memory-to-I/O (memory-mapped I/O) or I/O (memory-mapped I/O)-to-memory and also specify memory address increment/decrement using DM1-0 bits and SM1-0 bits in the DMA mode register B (DMRB).
- After completing steps ① to ⑤, set the DE bit in DSR to 1. The DMAC will start DMA operation according to the request of the DREQ or MSCI.

(3) External bus timing

Figure 6-14 (a) and (b) shows the external bus timing for single-block transfer between memory and I/O (memory-mapped I/O) (dual address).




Figure 6-14. (a) Memory-to-I/O Single-block Transfer Mode (Dual Address)




Figure 6-14. (b) Single-block Transfer between Memory and Memory-mapped I/O (Dual Address)

In single-block transfers between memory and I/O (memory-mapped I/O), memory read cycle and I/O (memory-mapped I/O) write cycle, or I/O (memory-mapped I/O) read cycle and memory write cycle, are successively executed to transfer one byte of data.

Notes on the timing for this transfer mode:

① DREQ line input sampling:

The level-sensitive \overline{DREQ} line is sampled at the rising edge of the ø clock two states before the end of a machine cycle.

The edge-sensitive \overline{DREQ} line is sampled at the rising edge of each \emptyset clock. Requests are received when the \overline{DREQ} falling edge is detected before the \emptyset clock rising edge appears two states before the end of the machine cycle.

- Wait states can be inserted between the T2 and T3 states in each bus cycle (memory read/write cycle and I/O (memory-mapped I/O) read/write cycle) using the WAIT line or the wait control register. (When the MSCI is specified as the I/O, wait states cannot be inserted to I/O cycle.)
- ③ One Ti clock cycle is inserted before the first byte is transferred.
- In the last one-byte DMA transfer cycle (BCR = 0000H), the TEND line remains active from the rising edge of T2 in a DMA read cycle to the end of the DMA write cycle, as shown in figure 6-15. (The TEND signal is output in the single-block transfer mode (dual address), independent of memory-to-memory transfer or memory-to/from-I/O (memory-mapped-I/O) transfer.)




Figure 6-15. TEND Output Timing

6.4.4 Single-block Transfers Between Memory and the MSCI (Single Address)

(1) Operation

The HD64180S allows single-block transfers from the MSCI to memory using DMAC channel 0 and from memory to the MSCI using DMAC channel 1.

For single-block transfers from the MSCI to memory (single address), the destination start address and transfer byte count must be set in the DMAC channel 0 destination address register (DAR) and byte count register (BCR), respectively. For single-block transfers from memory to the MSCI (single address), the source start address and transfer byte count must be set in the DMAC channel 1 source address register (SAR) and byte count register (BCR), respectively.

Figure 6-16 shows single-block transfer between memory and MSCI (single address).




Figure 6-16. Single-block Transfers between Memory and MSCI (Single Address)

For MSCI-to-memory transfers, the number of bytes of data set in BCR is DMA-transferred in byte units from the MSCI receiver to the memory address specified in DAR of channel 0.

For memory-to-MSCI transfers, the number of bytes of data set in BCR is DMA-transferred in byte units from the memory address set in SAR of channel 1 to the MSCI transmitter.

BCR is decremented each time one byte of data is transferred. When BCR reaches 0000H, the DMAC stops transfer and enters the DMA initial state. At this time, an internal interrupt is generated (if enabled).

In the single-block transfers between memory and MSCI (single address), transfer requests are generated by a level-sensitive MSCI internal request signal.

(2) Register setting

To start a single-block transfer between memory and the MSCI, follow the five steps listed below starting with the DMA in its initial state (Steps ① to ④ do not have to be completed in sequence).

- To For memory-to-MSCI transfers, load the memory start address of the source into the source address register (SAR). For MSCI to memory transfers, load the memory start address of the destination into the destination address register (DAR).
- ② Load transfer byte count into the byte count register (BCR).
- Specify single-block transfer mode (single address) by clearing the AMOD, TMOD, and CNTE bits in DMRA.
- Set the RSEL1 bit in DMA mode register A (DMRA) to 1 and clear the RSEL0 to specify the MSCI
 as the transfer requesting source. Clear the DMS bit in DMRA to select the level-sensitive request
 signal. Set the RT bit to 1 for memory-to-MSCI transfers and to 0 for MSCI-to-memory transfers.
- ⑤ After steps ① to ④ above, set the DE bit in DSR to 1 to start a DMA operation.

(3) External bus timing

Figures 6-17 (a) and (b) show the external bus timing for single-block transfers between memory and MSCI (single address).




Figure 6-17. (a) Memory-to-MSCI Single-block Transfer Mode (Single Address)




Figure 6-17. (b) MSCI-to-Memory Single-block Transfer Mode (Single Address)

In single-block transfers between memory and the MSCI (single address), one byte of data transfer is completed in one memory read or write cycle. Accordingly, high-speed DMA transfer of 3 states/byte is possible.

Notes on the timing for this transfer mode:

- \oplus Transfer requests are initiated by MSCI's internal DMA request signals (DREQ_R, DREQ_T)*; the $\overline{\text{DREQ}}$ line has no effect on DMA transfers.
- ② Wait states can be inserted between the T2 and T3 states in each bus cycle (memory read cycle and memory write cycle) using the WAIT line or the wait control register.
 - * See figure 6-24.

- 3 One Ti clock cycle is inserted before the first byte is transferred.
- The TEND line output is fixed at the high level and is not set to active level upon completion of transfer.

6.4.5 Chained-block Transfers from Memory to the MSCI

(1) Operation

For chained-block transfers from memory to the MSCI*, frames of data are transmitted from a system memory buffer to the MSCI operated in the bit synchronous mode using the single-address DMA transfer mode. Transfer requests are issued by using a level-sensitive MSCI internal request signal.

* Chained-block transfer mode is not available when the MSCI is operated in the asynchronous or byte synchronous mode.

Memory-to-MSCI transfer employs DMAC channel 1. For this transfer mode, follow the steps below starting with the DMA in its initial state (Steps ① to ⑤ may be completed in any order).

- ① Specify the chained-block transfer mode using DMA mode register A (DMRA).
- ② Load the four high-order bits of the 20-bit descriptor address into the chain pointer base (CPB).
 Since the CPB value is fixed during operation, the descriptor can be assigned to any consecutive 64 kbyte area in system memory.
- 3 Load the start address (16 low-order bits) of the descriptor, which specifies the buffer next to the last transmit buffer, into the error descriptor address register (EDA).
- Load the start address (16 low-order bits) of the descriptor which specifies the first transmit buffer into the current descriptor address register (CDA).
- Specify the values for the chain pointer, buffer pointer, data length, and status in each descriptor.

Figure 6-18 shows an example of chained-block transfer from memory to the MSCI.




Figure 6-18. Chained-block Transfer from Memory to the MSCI

At the start of a DMA transfer, data in the buffer corresponding to the descriptor specified by CPB and CDA is transmitted to the MSCI transmitter. At this time, the DMAC writes the 20-bit memory address of the buffer being read to the buffer address register (BAR), and the number of bytes remaining to be read in the buffer to the byte count register (BCR). When the transfer starts, the DMAC writes the value of the buffer pointer of the corresponding descriptor to BAR and the data length value of the corresponding descriptor to BCR.

Each time one byte of data is transferred, BAR is incremented and BCR is decremented. When BCR equals 0000H, data transfer stops and the DMAC updates CDA to indicate the start address of the next descriptor, after which data is read from the buffer specified by the descriptor (the buffer is switched). In this way, by updating the descriptor, data in the buffers specified by the descriptors is transferred.

In the chained-block transfer mode, since transfer is performed in frame units, different frames cannot be saved in the same buffer. If a buffer contains the end of a frame, the EOM bit in the status field of the descriptor specifying the buffer must be set to 1. When single-frame transfer is specified, data up to the end of the frame in a buffer is transferred after which CDA is updated before completion of the DMA transfer. The descriptor, with the EOT bit of status set to 1, notifies the DMAC of the completion of data transfer after transferring the data in the specified buffer. This notification indicates the multiple frames transfer has completed.

At completion of frame or DMA transfer, the DMAC issues internal interrupt DMIB (if enabled).

EDA should initially contain the 16-bit low-order address of the descriptor specifying the first buffer which contains no transmit data. If data has been written to the buffer specified by the descriptor, the CPU updates EDA to indicate the start address of the descriptor specifying the next empty buffer. (EDA can be written to even when DMA is enabled.) This allows transmit data to be added and modified while DMA is enabled.

When the CDA and EDA values are equal and a transfer request is issued, the DMAC terminates transfer. At this time the DMAC issues internal interrupt DMIA (if enabled).

Figure 6-19 shows the operation flow in the memory-to-MSCI chained-block transfer mode. Table 6-6 lists the functions of the registers used for chained-block transfers from memory to the MSCI.

For memory-to-MSCI chained-block transfer mode, either a single-frame transfer or multiple-frame transfer can be selected. For single frame transfers, transfer is completed with one frame, after which the DMA initial state is re-entered. At the same time, the DE bit is automatically cleared. When the DE bit is set again, the DMAC restarts operation.




Figure 6-19. Chained-block Transfer from Memory to the MSCI

Table 6-6. Control Registers Used for Chained-block Transfer from Memory to the MSCI (Transmit)

Register Name	Chain Pointer Base (CPB)	Error Descriptor Address Register (EDA)	Current Descriptor Address Register (CDA)	Receive Buffer Length (BFL)	Byte Count Register (BCR)	Buffer Address Register (BAR)
Number of	4	16	16	16	16	20
Bits						
Function	Specifies the	Specifies the	Specifies the 16		Specifies the	Specifies the
description	four high-	16 low-order	low-order bits		byte count of	system
	order bits of	bits of the	of the start		the data to be	memory
	the 20-bit	start address	address of the		transferred to	address of the
	descriptor	of the	descriptor		the MSCI.	data being
	start address.	descriptor	corresponding		Writing to this	transferred to
		corresponding	to the first		register by the	the MSCI.
		to the buffer	transmit buffer.		CPU is	Writing to this
		preceding the	This address is		inhibited.	register by the
		last transmit	updated by the			CPU is
		buffer.	DMAC during			inhibited.
			buffer chaining.			
Role in			After the		When the	When a
DMAC			DMAC starts, it		contents of	transfer
operation			loads the 16		this register	request is
			low-order bits		equal 0000H,	issued, data is
			of the start		reading from	read from the
			address of the		the current	address
			descriptor		buffer is	specified by
			corresponding		completed.	this register.
			to the buffer			
			being			
			transferred into			
			the MSCI.			
		Transfer ends w	hen a transfer			
			d while the EDA			
		and CDA matcl	h. An internal			
		interrupt, if ena	bled, is generated	d.		

Table 6-6. Control Registers Used for Chained-block Transfer from Memory to the MSCI (Transmit) (cont.)

		Error				
	Chain	Descriptor	Current	Receive	Byte	
	Pointer	Address	Descriptor	Buffer	Count	
Register	Base	Register	Address Register	Length	Register	Buffer Address
Name	(CPB)	(EDA)	(CDA)	(BFL)	(BCR)	Register (BAR)
Register	[Under	[Under	When the current		The contents of	The contents of
update	CPU	CPU '	buffer read is		this register are	this register are
	control]	control]	completed, the		decremented by 1	incremented by
			next descriptor		each time one byte	1 each time one
			start address is		is read. When the	byte is read.
			automatically		buffer is switched,	When the buffer
		`	loaded into this		the byte length	is switched, the
			register.		specified by the	next buffer start
					descriptor is	address is
					loaded.	loaded.
Register	This	The start address	The start address			
updated	register	of the descriptor	of the descriptor			
by the	should be	indicating the	indicating the first			
CPU	initialized	buffer following	buffer containing			
	before	the last buffer	transmit data is			
	transmission.	containing	loaded before			
		transmit data is	transmission starts.			
		loaded. To add				
		transmit data				
		during a				
		transmission, load				
		the start address				
		of the descriptor				
		indicating the next				
		buffer to be				
		written.				

Table 6-7 shows a memory-to-MSCI chained-block single-frame transfer using four descriptors and buffers. In this example, data is not added to the buffers during transmission. Frame 1 DMA operation ends after operations ① to ③ at which the DMAC enters the DMA initial state. The transfer control register value is retained and thus frame 2 DMA transfer subsequently starts by setting the DE bit. When frame 2 transfer is completed, CDA and EDA contents are equal. Accordingly, transfer is not performed even if an additional request is issued from the MSCI, and an internal interrupt DMIA is generated (if enabled).

Table 6-8 shows memory-to-MSCI chained-block multiple-frame transfer using four descriptors and buffers. In this example, data is added to the buffer during transmission. After operations ① and ②, additional transmit data is written to buffers 2 and 3 by the CPU. At the same time, EDA is also updated to the start address of the descriptor indicating buffer 0. In this way, the data in buffers 2 and 3 is transferred following buffer 1 data.

Since the DMAC remains active after one frame has been transferred in multiple-frame transfer, there might exist multiple DMIB internal interrupts (frame end interrupts) which have not yet been serviced. The number of unserviced interrupts is stored in the frame-end interrupt-counter (FCT). When the FCT value is 1111 and frame transfer continues, counter overflow occurs and the DMAC terminates the transfer after transmitting the current frame. The FCT value is then reset to 0000, and an internal DMIA interrupt is generated (if enabled). For details, see sections 6.2.8 "DMA Mode Register A" and 6.2.10 "Frame-End Interrupt-Counter."

Table 6-7. Chained-block Transfer from Memory to MSCI (single frame transfer)

(Normal transmit operation)

Step	DMAC Operation	CPU Operation	CDA Contents	EDA Contents	DE Bit Value	Remarks
0	_	$A0 \rightarrow CDA$ $A3 \rightarrow EDA$ $1 \rightarrow DE$ bit	A0	A3	1	CDA specifies the first buffer address containing transmit data and EDA specifies the buffer after the last one to be transmitted.
2	Read data from buffer 0	_	A 0	A3	1	


Table 6-7. Chained-block Transfer from Memory to MSCI (single frame transfer) (cont.)

(Normal transmit operation)

Step	DMAC Operation	CPU Operation	CDA Contents	EDA Contents	DE Bit Value	Remarks
3	A1 → CDA	_	A1	A 3	1	
•	Read data from buffer 1	_	Aı	А3	1	
⑤	A2 → CDA 0 → DE bit	_	A2	Аз	0	After the transfer of one frame, the transfer ends and the DE bit is cleared. When 1 is written to the DE bit, the DMAC can accept a transfer request.
6	_	1 → DE bit	A2	A3	1	
7	Read data from buffer 2	_	A2	A 3	1	
8	A3 → CDA 0 → DE bit	_	Аз	А3	0	If 1 is written to the DE bit and a transfer request is accepted, a DMIA interrupt is generated.

(An: Start address of each descriptor)

· Status after step ①



• Status after step ®





Table 6-8. Chained-block Transfer from Memory-to-MSCI (multi-frame transfer)

(When adding transmit data during transmission)

Step	DMAC Operation	CPU Operation	CDA Contents	EDA Contents	DE Bit Value	Remarks
0		Ao → CDA	A ₀	A2	1	CDA specifies the
		$A2 \rightarrow EDA$				buffer containing
		$1 \rightarrow DE$ bit				the transmit data.
2	Reads data	_	A ₀	A ₂	1	
	from buffer 0					
3	$A1 \rightarrow CDA$	_	A 1	A2	1	
④	_	Loads transmit	A 1	A 3	1	Adds transmit
		data into				data to the buffer
		buffer 2.				and rewrites
		$A3 \rightarrow EDA$				EDA.
5		Loads transmit	A 1	A 0	1	
		data into				
		buffer 3.				
		$A_0 \rightarrow EDA$				
6	Reads data	-	A 1	A 0	1	
	from buffer 1.					•
Ø	A2 → CDA	_	A2	A 0	1 .	


(An: Start address of each descriptor)

• Status after step ®



: Transmit data

• Status after step @



(2) Register, descriptor setting

For memory-to-MSCI chained-block transfer mode, follow the steps below starting with the DMA in its initial state (Steps ® to ® may be completed in any order).

- © Generate an arbitrary number of descriptors in any system area (64 kbytes or less)*1. Specify a 16-bit chain pointer, 20-bit buffer pointer, 16-bit data length and status EOM and EOT bits in each descriptor.*2
- *1 Since the 4 high-order bits of the 20-bit address are specified by the CPB, the 4 high order bits are common to a 64 kbyte area.
- *2 Descriptors may be specified during the DMA halt state.
- Set the bits in the DMA mode register A(DMRA) as follows:
 RSEL1 = 1, RSEL0 = 0, AMOD = 0, TMOD = 1, RT = 1, and DMS = 0
- ③ Clear the NF bit in DMRA for single-frame transfer and set the NF bit for multiple-frame transfer.
- Load the four high-order bits of the 20-bit descriptor address into the chain pointer base (CPB).
- Load the start address (16 low-order bits) of the descriptor corresponding to the buffer next to the
 last transmit buffer into the error descriptor address register (EDA).
- © Load the start address of the descriptor corresponding to the first transmit buffer into the current descriptor address register (CDA).
- ② After completing steps ① to ⑥, set the DE bit to 1 to start DMA operation.
- (3) External bus timing

For memory-to-MSCI chained-block transfer mode, one byte of data transfer is completed in one memory read cycle. The memory read cycle timing is the same as that for the memory-to-MSCI single-block transfer mode (single address) shown in figure 6-17 (a).

Prior to the start of DMA transfer and during buffer switching, this transfer mode requires special cycles for the DMAC to read a descriptor and perform other operations, as shown in figure 6-20. At the start of a DMA transfer, 32 states are inserted.

During buffer switching, one internal state indicated by [*2] (for the middle of a frame) or five states (for the end of a frame) are inserted. This is followed by 32 states in which the next descriptor is read.




Figure 6-20. Memory-to-MSCI Chained-block Transfer Timing (for the Start of Transfer and Buffer Switching)

6.4.6 Chained-block Transfers from the MSCI to Memory

(1) Operation

For chained-block transfers from the MSCI to memory, frame-boundary data received by the MSCI receiver (in the bit synchronous mode) is DMA-transferred in byte units using the single address mode. Transfer requests are initiated by the MSCI using a level-sensitive internal request signal.

The chained-block transfer mode is not available when the MSCI is operated in the asynchronous or byte synchronous mode.

MSCI-to-memory transfer employs DMAC channel 0. For this transfer mode, follow the steps below starting with the DMA in its initial state (Steps ① to ⑥ can be completed in any order).

- ① Specify the chained-block transfer mode using the DMA mode register A (DMRA).
- ② Load the four high-order bits of the 20-bit descriptor address into the chain pointer base (CPB).
 Since the CPB value is fixed during operation, the 4 high order bits specify a common 64 kbyte area in system memory.
- Load the start address (16 low-order bits) of the descriptor, which specifies the buffer next to the last write-enabled buffer, into the error descriptor address register (EDA).
- Load the start address (16 low-order bits) of the descriptor indicating the first buffer in which receive
 data should be written into the current descriptor address register (CDA).
- Solution Load the buffer length in bytes into the receive buffer length (BFL). This value is shared by all buffers.
- © Specify the values for the chain pointer and buffer pointer for each descriptor.

Figure 6-21 shows an example of a chained-block transfer from the MSCI to memory.




Figure 6-21. Chained-block Transfer from the MSCI to Memory

At the start of a DMA transfer, receive data is transferred from the MSCI receiver to the buffer corresponding to the descriptor specified by CPB and CDA. At this time, the DMAC writes the 20-bit memory address of the buffer being written to the buffer address register (BAR), and the number of bytes remaining to be written in the buffer to the byte count register (BCR). When the transfer starts, the DMAC writes the value of the buffer pointer of the corresponding descriptor to BAR and the value of BFL to BCR.

Each time one byte of data is transferred, BAR is incremented and BCR is decremented. When BCR equals 0000H, data transfer stops and the DMAC writes the receive data length to the descriptor and updates CDA to point to the starting address of the next descriptor (the buffer is switched). At that time, both BAR and BCR are also updated by the DMAC. Thus, the buffer pointer value of the discriptor is written to BAR and the value of BFL is written to BCR. In this way, by updating the descriptor, transfer of data in the buffers specified by the descriptors is accomplished.

If the end of a frame is detected in the buffer being written, the buffer is immediately switched, and the DMAC writes the MSCI frame status register (MFST) value, which is obtained immediately after the data is transferred, into the status area of the corresponding descriptor. (At this time, the receive data length is also written.) For single-frame transfers, DMA transfer ends when CDA is updated. For multiple-frame transfers, the buffer is switched and CDA, BAR, and BCR are updated after which the next buffer is written.

At the completion of frame transfer, the DMAC issues internal interrupt DMIB (if enabled).

EDA initially contains the 16-bit low-order address of the descriptor indicating the first buffer which is disabled for receive data writing. By updating EDA, buffers can be accessed even while DMA is enabled. At this time, EDA should specify the starting address of the descriptor indicating the buffer next to the last write buffer.

If the CDA and EDA values are equal when the transfer request is issued, the DMAC terminates transfer and issues internal interrupt DMIA (if enabled).

Figure 6-22 shows MSCI-to-memory chained-block transfer operation flow.

Table 6-9 lists the functions of the registers used for chained-block transfers from MSCI to memory.




Figure 6-22. Chained-block Transfer from the MSCI to Memory

Table 6-9. Control Registers Used for Chained-block Transfers from the MSCI to Memory (Receive)

Register Name	Chain Pointer Base (CPB)	Error Descriptor Address Register (EDA)	Current Descriptor Address Register (CDA)	Receive Buffer Length (BFL)	Byte Count Register (BCR)	Buffer Address Register (BAR)
Number of	4	16	16	16	16	20
Bits						
Functional	Specifies the	Indicates the	Specifies the 16	Indicates	Indicates the	Indicates the
description	four high-	16 low-order	low-order start		byte count of	system
	order bits of	bits of the start	address of the	length in	the data	memory
	the 20-bit	address of the	descriptor	bytes.	remaining in	address of the
	descriptor	descriptor	corresponding to the	;	the buffer	data being
	start address.	following the	first receive buffer.		waiting to be	loaded into
		descriptor	This address is		written to	the buffer.
		indicating the	updated by the		memory.	Writing to
		last write-	DMAC during		Writing to	this register
		enabled buffer.	buffer chaining.		this register	by the CPU
					by the CPU	is inhibited.
					is inhibited.	
Role in			When the DMAC		When the	When a
DMAC			begins receive		contents of	transfer
operation			operation, indicates		this register	request is
			the 16 low-order		equal 0000H,	issued, data is
			bits of the start		writing to the	loaded into
			address of the		current	the address
			descriptor corre-		buffer stops.	specified by
			sponding to the			this register.
			buffer being written	•		
		Transfer ends	when a transfer	-		
		request is issue	ed while the EDA and	i		
		CDA match.	An internal interrupt,			
		if enabled, is g	enerated.			

Table 6-9. Control Registers Used for Chained-block Transfers from the MSCI to Memory (Receive) (cont.)

Register Name	Chain Pointer Base (CPB)	Error Descriptor Address Register(EDA)	Current Descriptor Address Register (CDA)	Receive Buffer Length (BFL)	Byte Count Register (BCR)	Buffer Address Register (BAR)
Register	[Under CPU	[Under CPU	When the	[Under	The contents	The contents
update	control]	control]	current buffer	CPU	of this register	of this
			write is	control]	are	register are
			completed, the	;	decremented	incremented
			next		by 1 each time	by 1 each
			descriptor		one byte is	time one byte
			start address is	}	written. When	is written.
			automatically		the buffer is	When the
			loaded into		switched, the	buffer is
			this register.		BFL value is	switched, the
					loaded.	next buffer
						start address
						is loaded.
Register	Initial setting	Specifies the	When	Initial		
updated by	before	start address of	reception	setting		
the CPU	reception	the descriptor	begins,			
	starts.	indicating the	indicates the			
		buffer following	start address			
		the last write	of the			
		buffer. When	descriptor			
		releasing the	which			
		buffer, this	indicates the			
		register	buffer to be			
		indicates the	written.			
		start address of				
		the descriptor				
		for the buffer				
		following the				
		one being				
		released.				

For MSCI-to-memory chained-block transfer, either single-frame transfer or multi-frame transfer can be selected.

For single-frame transfer, transfer is completed with the transfer of one frame, after which the DMA returns to initial states. At the same time, the DE bit is automatically cleared. When the DE bit is set again, the DMAC restarts operation. Multi-frames are subsequently transferred if a request is issued from the MSCI. When CDA and EDA match, transfer is terminated even if an additional transfer request has been issued.

Table 6-10 shows a typical MSCI-to-memory chained-block multi-frame transfer using four descriptors and buffers. In this example, after a transfer begins, CDA is updated and then the CDA initial value is written to EDA since transfer is disabled when CDA and EDA are equal. As a result, the write-enabled buffer size is maximized. In this example, the CDA and EDA value match after frame 2 has been transferred (operation ③). At this time, any additional transfer request is disabled and internal interrupt DMIA is generated (if enabled).

Table 6-11 shows another example of MSCI-to-memory multi-frame transfer using four descriptors and buffers. In this example, in order to rewrite a buffer, the received data saved in the buffer is moved to another area during receive operations and EDA is updated. Operations ① to ② are the same as those in table 6-10.

Since the DMAC remains active after one frame transfer in multi-frame transfer, multiple DMIB internal interrupts (frame end interrupt) might exist which have not yet been serviced. The number of unserviced interrupts is stored in the frame-end interrupt-counter (FCT). When the FCT value is 1111 and frame transfer continues, counter overflow occurs and the DMAC terminates the transfer after transmitting the current frame. The FCT value is then reset to 0000, and internal interrupt DMIA is generated (if enabled). For details, see sections 6.2.8 "DMA Mode Register A" and 6.2.10 "Frame-End Interrupt-Counter."


Table 6-10. Chained-block Transfer from MSCI to Memory (multi-frame transfer)

(Normal receive operation)

Step	DMAC Operation	CPU Operation	CDA Contents	EDA Contents	DE bit Value	Remarks
0	_	A2 → CDA	A2	A1	1	CDA and EDA
		$A_1 \to EDA$				specify the buffer
		$1 \rightarrow DE$ bit				where receive data
						is to be written.
2	Writes data	_	A2	A 1	1	
	to buffer 2.					
3	A3 → CDA	A2 → EDA	A 3	A2	1	A2 is written to
						EDA to reserve
						the maximum buffer
						size.
④	Writes data	_	A3	A2	1	
	to buffer 3.					
5	A ₀ → CDA		A 0	A2	1	
8	Writes data	_	A 1	A2	1	
	to buffer 1.					
9	A2 → CDA	_	A2	A2	1	If another write
						request is accepted
						in this state, the
						DMAC generates
						a DMIA interrupt.

(An: Start address of each descriptor)

• Status after step ①



• Status after step ®





Table 6-11. Chained-block Transfer from MSCI to Memory (multi-frame transfer)

(Releasing part of a buffer during a receive operation)


Step	DMAC Operation	CPU Operation	CDA Contents	EDA Contents	DE bit Value	Remarks
1		A₁ → CDA	Aı	A 0	1	CDA specifies the
	-	$Ao \rightarrow EDA$				buffer where the
		$1 \rightarrow DE$ bit				receive data is
						to be written.
2	Writes data		Aı	A 0	1	
	to buffer 1.					
3	A2 → CDA	A ₁ → EDA	A2	A 1	1	A1 is written to
						EDA to reserve
						the maximum
						buffer size.
4	Writes data		A2	A 1	1	
	to buffer 2.					
⑤	A3 → CDA		A 3	A1	1	
6	Writes data		A 3	A 1	1	
	to buffer 3.					
Ø	A ₀ → CDA		A 0	A 1	1	
8		Transfers data	A ₀	A 1	1	After transferring
		from buffers				receive data to another
		1 and 2 to				area, EDA is rewritten
		another area.				by CPU to release
9		A3 → EDA	A 0	Аз	1	the buffer.
00	Writes data		A ₀	А3	1	
	to buffer 0.	****				

(An: Start address of each descriptor)

• Status after step ①



• Status after step @



(2) Register, descriptor setting

For MSCI-to-memory chained-block transfer mode, follow the steps below starting with the DMA in its initial state (Steps ① to ② can be completed in any order).

- ① Generate an arbitrary number of descriptors in any system area (64 kbytes or less)*1. Specify a 16-bit chain pointer and a 20-bit buffer pointer for each descriptor.*2
- Set the bits in the DMA mode register A (DMRA) as follows:
 RSEL1 = 1, RSEL0 = 0, AMOD = 0, TMOD = 1, RT = 0, and DMS = 0.
- ③ Clears the NF bit in DMRA for single-frame transfer and sets the bit for multi-frame transfer.
- Load the 4 high-order bits of the 20-bit descriptor into the chain pointer base (CPB).
- S Load the start address (16 low-order bits) of the descriptor corresponding to the buffer next to the last write-enabled buffer into the error descriptor address register (EDA).
- © Load the start address of the descriptor corresponding to the first receive buffer into the current descriptor address register (CDA).
- ② Specify buffer length in byte units in the receive buffer length (BFL).
- ® After completing steps ① to ⑦, set the DE bit to 1 to start the DMA operation.
- *1 Since the 4 high-order bits of the 20-bit address are specified by the CPB, the 4 high-order bits are common to a 64 kbyte address.
- *2 Descriptors may be specified during a DMA halt state.
- (3) External bus timing

For MSCI-to-memory chained-block transfer mode, one byte of data transfer is completed in one memory write cycle. The memory write cycle timing is the same as that for MSCI-to-memory single-block transfer mode (single address) shown in figure 6-17 (b).

Prior to the start of DMA transfer, and during buffer switching, this transfer mode requires some set-up cycles for the DMAC to read a descriptor and perform other operations, as shown in figure 6-23. At the start of a DMA transfer, 23 states are inserted. During buffer switching, 11 states indicated by[*3] are inserted to write receive data length and status fields in the descriptor. This is followed by 23 states in which the next descriptor is read.




Figure 6-23. MSCI-to-Memory Chained-block Transfer Timing (for Transfer Start and Buffer Switching)

6.4.7 Characteristics

Table 6-12 lists the characteristics of the DMAC.

Table 6-12. Characteristics

Mode	Item	States/Byte for DMA Transfer*1	DMA Transfer Set-up Time*2	DMAC Buffer Switching Time
Single-block	Memory to/from I/O	6		
transfer mode	Memory to memory	6		
Chained-block transfer mode	Memory to MSCI (transmit)	3	32 *3	33/37 *4
	MSCI to memory (receive)	3	23 *5	34 *6

- *1 The units for a DMA transfer are the number of states/byte (all other units are states).

 The values shown are valid when wait states are not inserted (in the memory or I/O cycle).
- *2 Before entering the data transfer cycle the DMAC requires some set-up time to read the heading descriptor, etc.
- *3 32 states = 8 memory cycles (24 states) + 8 internal states
- *4 33 states = 8 memory cycles (24 states) + 9 internal states (for the middle of a frame)
 37 states = 8 memory cycles (24 states) + 13 internal states (for the end of a frame)
- *5 23 states = 5 memory cycles (15 states) + 8 internal states
- *6 34 states = 8 memory cycles (24 states) + 10 internal states

6.5 Connections Between the DMAC and MSCI

DMAC channels 0 and 1 are hardwired to the MSCI receiver and transmitter, as shown in figure 6-24.

DMAC channel 0 is connected to the MSCI receiver via four lines: DREQR, RXACK, STACK, and EOM. DMAC channel 1 is connected to the MSCI transmitter via three lines: DREQT, TXACK, and EOM.




Figure 6-24. Connections Between the DMAC and MSCI

Table 6-13 lists the function of each line between DMAC channel 0 and the MSCI receiver. Table 6-14 lists the function of each line between DMAC channel 1 and the MSCI transmitter.

Table 6-13. Lines between DMAC Channel 0 and MSCI Receiver

Name	Transfer Direction	Function
DMA receive	MSCI to DMAC	Used by the MSCI to request a DMA
request		transfer
Receive	DMAC to MSCI	Used by the DMAC to notify the MSCI
acknowledge		to put receive data onto the internal data
		bus
Status	DMAC to MSCI	Used by the DMAC to notify the MSCI
acknowledge		to put the status of the receive data onto
		the internal data bus
End of frame	MSCI to DMAC	Used by the MSCI to notify the DMAC
transfer		that the transferred byte is the end of a
		frame
	DMA receive request Receive acknowledge Status acknowledge End of frame	DMA receive MSCI to DMAC request Receive DMAC to MSCI acknowledge Status DMAC to MSCI acknowledge End of frame MSCI to DMAC

Table 6-14. Lines between DMAC Channel 1 and MSCI Transmitter

Symbol	Name	Transfer Direction	Function
DREQT	DMA transmit	MSCI to DMAC	Used by the MSCI to request a DMA
	request	•	transfer
TXACK	Transmit	DMAC to MSCI	Used by the DMAC to notify the MSCI
	acknowledge		to latch the transmit data from the
			internal data bus
EOM	End of frame	DMAC to MSCI	Used by the DMAC to notify the MSCI
	transfer		that the transferred byte is the end of a
			frame.

6.6 Internal Interrupts

DMAC channels 0 and 1 can issue DMIA (error) and DMIB (normal end) internal interrupts requests. Interrupt request status is indicated by the DMA status register (DSR) and the interrupts are enabled or disabled by the DMA interrupt enable register (DIR). Table 6-15 lists the types, sources and clear procedure of interrupt. Figure 6-25 shows the relationship between the interrupt status bits and enable bits.

Table 6-15. Internal Interrupts

Туре	Source	Status Bits	Enable Bits	Clear Procedure
Error interrupt (DMIA)* ¹	When the frame- end interrupt- counter (FCT) is overflow (the number of pending interrupts is 16 or more).	COF	COFE	Write a 1 to the status bit
	When the EDA matches the CDA and a new transfer request is issued (buffer underrun/ overrun).	BOF	BOFE	Write a 1 to the status bit

Table 6-15. Internal Interrupts (cont.)

Type	Source	Status Bits	Enable Bits	Clear Procedure
Normal end interrupt	Frame transfer is completed.*2	EOM	EOME	① Write a 1 to the status bit*3
(DMIB)*1	(chained-block			② Issue a frame-end
	transfer mode)			interrupt-counter-
				clear command
	DMA transfer is completed.	EOT	ЕОТЕ	Write a 1 to status bit

^{*1} Interrupts, once issued, continue to be requested also in the DMA initial state or halt state.

^{*2} An interrupt at the end of a 1-frame transfer during chained block multi-frame transfer does not signal the end of a transfer.

^{*3} When the frame-end interrupt-counter (FCT) is enable and the FCT value is not 0000, the EOM bit is set to 1. For details, see sections 6.2.7 "DMA Status Register," 6.2.10 "Frame-End Interrupt-Counter" and 6.2.12 "DMA Command Register."




Figure 6-25. Relationship between Interrupt Status Bits and Enable Bits

6.7 Reset Operation

A reset places the DMAC (both channels 0 and 1) into the following status:

- (1) The DMAC enters the DMA initial state.
- (2) Channel 0 takes priority over channel 1.
- (3) The $\overline{\text{TEND}}$ line is fixed at the high level.
- (4) Values of the transfer control registers for specifying addresses and of the DMA command register (DCR) are undefined.

- (5) The DMA status register (DSR), DMA mode register A (DMRA), DMA mode register B (DMRB), frame-end interrupt-counter (FCT) and DMA interrupt enable register (DIR) are initialized as follows:
 - Operation mode: I/O to memory single-block transfer mode (dual address)
 - DMA transfer request source: External line (The DREQ line is level sensitive.)
 - Interrupt status bits and enable bits are cleared.
 - The FCT value is cleared and FCT is disabled.

6.8 Precautions

- (1) The DMAC registers must be initialized while in the DMA initial state. When DMAC operation is suspended by writing a 0 to the DE bit in software, the DMAC retains its previous operation status. Thus to initiate new operation, the software abort command must be issued to initialize the status. However, when the DMAC operation is terminated by a transfer completion condition, the software abort command is not necessary. For details, see section 6.2.12 "DMA Command Register."
- (2) The DMAC must be disabled when the system stop mode is entered.
- (3) When the DE bit is cleared, the transfer request that was received via the edge-sensitive input is cancelled. However, when the DME bit is cleared, the edge-sensitive input request is retained.

Section 7. Timers

7.1 Overview

7.1.1 Functions

The HD64180S incorporates a timer for two functionally-identical channels (channels 0 and 1).

This timer has the following features:

- 8-bit reloadable timer which can count external events
- Operated on Base Clock (BC) (ø clock internally divided by 8)
 Count-up intervals in the range BC/2⁰-BC/2⁷
 An external event count signal can also be used for count-up operation
- Low/high level or toggled timer output selectable
 Toggled output provides an external square wave with a 50% duty cycle
- Internal interrupt can be issued upon count value matching.

7.1.2 Configuration and Operation

Figure 7-1 shows a block diagram of a timer.




Figure 7-1. Timer Block Diagram

In this timer, the timer up-counter (TCNT) performs a count-up operation based on the specified clock signal. When the TCNT value matches a specified value set in the timer constant register (TCONR), the TOUT line*1 provides a timer output signal which is either low or high level or in toggled form. In this case, an internal interrupt, if enabled, can be generated.*2 Also at this time, the TCNT value is cleared to 00H and count-up operation restarts.*3

- *1 For details on output timing, see 7.3.2 "Output Timing."
- *2 For details on timing, see 7.4 "Internal Interrupt."
- *3 For details on output timing, see 7.3.1 "Timer Count-up Timing."

7.1.3 Registers

Table 7-1 lists timer registers.

Table 7-1. Timer Registers

		I/O A	ddress	Initial Value		
Register Name	Symbol	Channel 0	Channel 1	MSB⇔LSB	Read/Write	
Timer up-counter	TCNT	0050H	0054H	00000000	R/W	
Timer constant register	TCONR	0051H	0055H	111111111*	W	
Timer control/status	TCSR	0052H	0056H	00000000	R/W	
register						
Timer expand	TEPR	0053H	0057H	00000000	R/W	
prescale register						

^{*} The timer constant register is a write-only register. It always reads 00H.

7.2 Registers

7.2.1 Timer Up-counter (TCNT)

The TCNT registers for channels 0 and 1 are functionally identical. TCNT counts up in the clock specified by the CKS1–0 bits in TCSR or the ECKS2–0 bits in TEPR. For information regarding clock selection, see section 7.2.3 "Timer Control/Status Register" and section 7.2.4 "Timer Expand Prescale Register."

Software read and write operations do not effect the operation of the counter.

The TCNT is cleared to 00H when its value matches the value in the timer constant register (TCONR).

_	7	6	5	4	3	2	1	0
[D404/	D44	DAM	D.W.	DAN(DAY	DAW	I	DAY.
Read/Write	R/W	RW	R/W	R/W	R/W	RW	H/VV	RW
Initial Value*	0	0	0	0	0	0	0	0

^{*} This value is the same as in the system stop mode.

7.2.2 Timer Constant Register (TCONR)


The timer constant registers for channels 0 and 1 are functionally identical and can be used to generate output waveforms. The contents of this register are compared with the TCNT contents constantly. When they match, the CMF bit in TCSR is set; this causes the TOUT line to be driven as specified by the TOS1-0 bits in TCSR. (For details, see the explanation about the TOS1-0 bits in section 7.2.3 "Timer Control/Status Register".) The TCNT is cleared and resumes counting up from 00H. (For details, see section 7.3.2 "Output Timing".) In this way, periodic interrupts and output waveforms can be generated without increasing software overhead. The TCONR is set to FFH by a reset or when the CPU enters the system stop mode.

	7	6	5	4	3	2	1	0
Decidation :	L					I	144	L
Read/Write*	W	W	W	W	W	W	W	W
Initial Value	1	1	1	1	1	1 ×	1	1

^{*} TCONR is a write-only register. It always reads 00H.

7.2.3 Timer Control/Status Register (TCSR)

The function of TCSR is the same for channels 0 and 1. This register is used to request interrupts, control the TCNT, control output value for timer output signals, and select the input clock.



^{*1} Reserved. This bit always reads 0 and should be set to 0.

*2 BC (Base Clock) is generated internally by dividing the ø clock by 8.

^{*3} The external event count is incremented by 1 at the rising edge of the clock.

^{*4} The timer output value is toggled each time the TCNT and TCONR values match. This facilitates the generation and output of square waves with a 50% duty cycle without increasing software overheads.

Bit 7: CMF (Compare Match Flag)

CMF is set to 1 when the TCNT value matches the content of TCONR. It is cleared by reading TCSR followed by TCNT. Other instructions can be inserted between the TCSR and TCNT read instructions.

The CMF bit is set to 0 after a reset or when the CPU enters the system stop mode.

CMF	Function
0	TCNT and TCONR do not match
1	TCNT and TCONR match. If the ECMI bit (bit 6) has been set, an internal interrupt
	request (T0IRQ or T1IRQ) is generated

Bit 6: ECMI (CMF Interrupt Enable)

ECMI specifies whether to enable or disable an interrupt caused by the CMF bit. This bit is cleared after a reset.

ECMI	Function
0	Disables an interrupt caused by the CMF bit
1	Enables an interrupt caused by the CMF bit

Bit 5: Reserved. Bit 5 always reads 0 and should be set to 0.

Bit 4: TME (Timer Enable)

TME specifies whether to start or stop TCNT operation. This bit is set to 0 after a reset or when the CPU enters the system stop mode.

TME	Function
0	Stops TCNT. The TOUT line is set low, but the current TCNT value is retained.*
1	Starts TCNT.

^{*}TME is again set to 1, and TCNT resumes counting from the retained value.

Bits 3-2: TOS1-0 (Timer Output Select)

The TOS1-0 bits control the output value to the timer out signal when TCNT and TCONR match. These bits are both set to 0 after a reset.

TOS1	TOS0	TOUT Output
0	0	Fixed to low
0	1	Toggled*
1	0	Low
1	1	High

^{*} The timer output value is toggled each time the TCNT and TCONR values match. This facilitates the generation and output of square waves with a 50% duty cycle without increasing software overheads.

Bits 1-0: CKS1-0 (Input Clock Select)

The CKS bits select the TCNT operating clock source. These bits are set to 0 after a reset.


CKS1	CKS0	TCNT Operating Clock Rate
0	0	BC*1
0	1	BC/8
1	0	BC/128
1	1	The external event count signal *2

^{*1} The BC (Base Clock) is generated by internally dividing the ø clock by 8.

^{*2} An external event signal is counted at the rising edge of the clock. In order for an external event count signal to be counted accurately, this signal must be at least two or more ø clock cycles wide for both high and low levels, and must be less than 1/4 of the ø clock.

7.2.4 Timer Expand Prescale Register (TEPR)

The function of TEPR is the same for channels 0 and 1. The TEPR register selects the clock for the TCNT and the input for the expanded clock.



Bit 7: EEP (Enable Expand Prescaler)

EEP selects either the CKS1-0 bits in TCSR or the ECKS2-0 bits in TEPR to specify the TCNT operating clock. It is set to 0 after a reset.

EEP	Function
0	The CKS1-0 bits in TCSR specify the TCNT operating clock
1	The ECKS2-0 bits in TEPR specify the TCNT operating clock

Bits 6-3: Reserved. Bits 6-3 always read 0 and should be set to 0.

Bits 2-0: ECKS2-0 (Expand Clock Input Select)

When the EEP bit in TEPR is 1, the ECKS bits select the TCNT clock as shown in the following table.

These bits are set to 0 after a reset.

ECKS2	ECKS1	ECKS0	TCNT Clock Rate
0	0	0	BC
0	0	1	BC/2
0	1	0	BC/4
0	1	1	BC/8
1	0	0	BC/16
1	0	1	BC/32
1	1	0	BC/64
1	1	1	BC/128

7.3 Operation Timing

7.3.1 Timer Count-up Timing

(1) Figure 7-2 shows the timing when the counter operating rate is BC. Counting-up is initiated by writing 1 to the TME bit of the TCSR after TCNT and TCONR have been set.

When the TCNT and TCONR values match, the CMF bit is set to 1 and internal interrupts (T0IRQ and T1IRQ), if enabled, are generated. (The CMF bit can be cleared by reading TCSR followed by TCNT.) At this time, TCNT is initialized to 00H, and then count-up operation restarts. TCNT can be written to during count-up. In this case, count-up is performed from the written value.

When the TME bit is cleared during count-up, TCNT stops counting and retains its current contents. When the TME bit is again set to 1, count-up resumes from the retained value.




Figure 7-2. Timer Count-up Timing (Example 1)

(2) Figure 7-3 shows the timing when the counter operating rate is BC/4.




Figure 7-3. Timer Count-up Timing (Example 2)

(3) Figure 7-4 shows the timing when the counter operating rate is determined by an external event count signal.

Counting is performed at the rising edge of an external event count signal. The event count signal must be two or more ø clock cycles wide. Before count-up operation is started, 1 must be written to the TME bit when the external event count signal level is low.




Figure 7-4. Timer Count-up Timing (Example 3)

7.3.2 Output Timing

Figure 7-5 shows the timing when the output of the timer is changing. When TCNT and TCONR match and TCNT is subsequently initialized to 00H, 1 ø clock cycle thereafter, the CMF bit is set to 1 and the TOUT line provides a timer output signal.




Figure 7-5. Timer Output Timing

7.4 Internal Interrupt

When the TCNT and TCONR match, the CMF bit of the TCSR is set to 1. If the interrupt enable bit is set, an internal interrupt is generated*.

Figure 7-6 shows the internal interrupt circuit. Figure 7-7 shows internal interrupt timing.




Figure 7-6. Internal Interrupt Circuit

* Interrupts originating in the CMF bit are enabled/disabled by the ECMI bit in TCSR.




Figure 7-7. Internal Interrupt Timing (when the counter operating rate is BC and internally synchronized)

7.5 Low Power Dissipation Mode

In the sleep mode, timers continue to operate normally. In the system stop mode, timers are initialized as follows:

- The control bits of the TCSR and TEPR hold their current contents, except that the TME bit in TCSR is cleared to 0.
- The CMF bit in TCSR is cleared.
- TCNT stops; it is then initialized to 00H.
- The TOUT signal retains its previous value. After leaving the system stop mode, this signal is initialized to the low level.
- Any interrupt requests in TOIRQ and T1IRQ are cleared.

7.6 Reset Operation

The timers are initialized by a reset as follows:

- TCSR and TEPR are initialized to 00H.
- TCNT stops and is initialized to 00H.
- · TCONR is initialized to FFH.
- The TOUT line is set low, and any interrupt requests in TOIRQ and T1IRQ are cleared.

7.7 Precautions

When using the timers, observe the following precautions:

- Be sure to clear the TME bit before changing the timer operating clock.
- When using the external event count function, drive the external event count signal low, then set the TME bit to 1.
- Reserved bits in the TCSR and TEPR read 0.
- The TOUT line also goes low after the TME bit in TCSR is cleared.

Section 8. Refresh Controller

8.1 Overview

8.1.1 Functions

The HD64180S contains a programmable DRAM refresh controller. This refresh controller has the following functions:

- · Refresh enable/disable
- Interval between refresh cycles selectable in eight steps in the range of 32 to 256 states
- Insertion of 0 to 7 wait states in a refresh cycle, when used in combination with the wait controller (See section 9.2.5 "Refresh Wait Control Register" and section 9.3.2 "Wait State Insertion Using Register Control.")

The refresh controller can be programmed to determine an optimum refresh cycle given the DRAM specifications, CPU operating frequency, and the application system, thus eliminating the need for an external refresh circuit.

8.1.2 Configuration and Operation

Figure 8-1 shows the block diagram of the refresh controller.




Figure 8-1. Refresh Controller Block Diagram

DRAM refresh is performed at the interval specified by the refresh control register (RCR). The basic refresh cycle (which consists of two states with no wait states) is executed between each machine cycle.

8.1.3 Register

The refresh controller register is shown in table 8-1.

Table 8-1 Refresh Controller Register


		I/O	Initial Value*	
Register Name	Symbol	Address	MSB↔LSB	Read/Write
Refresh controller	RCR	0018H	10000000	R/W
Register				

^{*}This is the initial value after a hardware reset.

8.2 Register

8.2.1 Refresh Control Register (RCR)

This register specifies whether or not refresh cycles are to be inserted, and the length of the interval between refresh cycles.



^{*1} After a reset, this register is initialized to 80H and the refresh address is initialized to 00000H.

Bit 7: REFE (Refresh Enable)

REFE specifies whether or not DRAM refresh cycles are to be inserted.

REFE	Function
0	Refresh cycles not inserted.
1	Refresh cycles inserted. Interval specified by bits 2-0.

Bits 6-3: Reserved. These bits always read 0 and should be set to 0.

^{*2} Reserved. These bits always read 0 and should be set to 0.

Bits 2-0: CYC2-0 (Cycle Select)

The CYC bits are used to specify the interval between refresh cycles. Table 8-2 lists bit set up values and insertion intervals.

Table 8-2. Refresh Cycles and their Intervals

			Insertion	Time I	nterval			
CYC2	CYC1	CYC0	Interval	(examples at typical CPU clock frequencies)				
				ø: 4 MHz	ø: 6 MHz	ø: 8 MHz	ø: 10 MHz	
0*	0*	0*	32 states	<u>8.0 μs</u>	5.3 μs	4.0 μs	3.2 μs	
0	0	1	64 states	16.0 µs	<u>10.66 μs</u>	8.0 µs	6.4 μs	
0	1	0	96 states	24.0 μs	16.0 μs	<u>12.0 μs</u>	9.6 μs	
0	1	1	128 states	32.0 µs	21.3 μs	16.0 μs	<u>12.8 μs</u>	
1	0	0	160 states	40.0 μs	26.66 μs	20.0 μs	16.0 μs	
1	0	1	192 states	48.0 μs	32.0 μs	24.0 μs	19.2 μs	
1	1	0	224 states	56.0 μs	37.3 μs	28.0 μs	22.4 μs	
1	1	1	256 states	64.0 μs	42.6 μs	32.0 µs	25.6 μs	

^{*} Initial value

For DRAMs requiring 128 refresh cycles every 2 μ s (or 256 refresh cycles every 4 μ s), the required refresh interval is 15.625 μ s. The underlined values in table 8-2 represent the optimum refresh interval for various CPU clock frequencies. However, the actual refresh interval may differ from the interval specified by CYC2-0 because the refresh cycle is executed between machine cycles. If wait states are inserted, the actual refresh interval length will be variant with the values stated here.

8.3 Operation

The refresh controller periodically generates refresh request signals to the CPU. When the CPU detects this signal, it enters the refresh cycle at the end of the current machine cycle.

Figure 8-2 shows an example of refresh cycle timing. During the refresh cycle, the REF signal goes low and a 12-bit refresh address is output on address lines A0 - A11. (The A12 - A19 lines are held low.)

During a DMA operation, refresh occurs at the end of the current bus cycle. No refresh cycles occur in the bus release mode or wait mode.




Figure 8-2. Refresh Timing

8.4 Refresh Controller Operation in Low Power Dissipation Mode

The refresh controller continues to operate the sleep mode, but stops in the system stop mode. In this mode, the refresh control register and refresh address hold their previous values.

8.5 Reset Operation

The refresh controller stops during a reset. The refresh control register is initialized to 80H (32-state refresh interval and refresh enable) and the refresh address to 00000H. Thus, after a reset, refresh is restarted from address 00000H by 32-state interval.

8.6 Precautions

When using the refresh functions, observe the following precautions.

- When the CPU is placed in the bus release mode, system stop mode or during a wait state, refresh controller operation is inhibited. It is thus necessary to consider alternate DRAM refresh methods.
- If several refresh requests are generated internally while the CPU is in the bus release mode, only one will be executed after exiting this mode. Figure 8-3 shows the bus cycle timing in this mode.
- If a refresh request is generated internally during a wait state, the request is retained until a new request is generated. After exiting the wait state, a refresh cycle occurs at the end of the current machine cycle.
- After leaving the bus release mode or a wait state, the next refresh cycle begins at the address where the last refresh cycle left off.




Figure 8-3. Refresh Requests in Bus Release Mode

Section 9. Wait Controller

9.1 Overview

9.1.1 Functions

The HD64180S incorporates a wait controller. It extends bus cycles by inserting wait states. This allows low-speed memory and I/O devices to be interfaced.

The wait controller incorporates the following wait state insertion functions:

- Either WAIT line (hardware) or register (software) control can be used for wait state insertion.
- Registers for inserting 0 to 7 wait states can be independently specified for each of three different memory areas when each area is accessed.
- Register-controlled insertion of 0 to 7 wait states in I/O cycles when external I/O space is accessed.
- Register-controlled insertion of 2 to 9 wait states in INTo interrupt acknowledge cycles.
- Register-controlled insertion of 0 to 7 wait states in refresh cycles by internal refresh controller.

9.1.2 Configuration and Operation

Figure 9-1 shows a block diagram of the wait controller. The wait controller consists of a wait control unit, an I/O wait control register, wait control registers (L, M, and H), an interrupt wait control register, a refresh wait control register, and physical address boundary registers 0 and 1.




Figure 9-1. Wait Controller Block Diagram

Wait state insertion using WAIT line control is implemented by driving the WAIT line low. Wait state insertion using register control is accomplished by specifying the number of wait states to be inserted in the wait control register (L, M and H), I/O wait control register, interrupt wait control register or refresh wait control register.

Wait states are inserted between the T2 and T3 states of each type of bus cycle. Also by setting the boundary addresses in physical address boundary registers 0 and 1, the memory space can be partitioned into three memory areas. The number of wait cycles inserted when each of these areas is accessed can then be specified independently for each area.

9.1.3 Registers

The eight registers which comprise the wait controller are listed in table 9-1. For details about these registers, see section 9.2 "Registers."

Table 9-1. Registers

		I/O	Initial Value*	
Register Name	Symbol	Address	MSB⇔LSB	Read/Write
Physical address boundary register 0	PABR0	H8000	00000000	R/W
Physical address boundary register 1	PABR1	0009H	00000000	R/W
Wait control register L	WCRL	000AH	00000111	R/W
Wait control register M	WCRM	000BH	00000111	R/W
Wait control register H	WCRH	000CH	00000111	R/W
I/O wait control register	IOWCR	000DH	01110111	R/W
Interrupt wait control register	INTWR	000EH	00000111	R/W
Refresh wait control register	RWCR	000FH	00000111	R/W


^{*} These are the initial values after a hardware reset.

9.2 Registers

9.2.1 Physical Address Boundary Registers 0 and 1 (PABR0 and PABR1)

The PABR registers specify the boundaries which divide the memory space into three areas.

Physical Address Boundary Register 0 (PABR0): The PABR0 register specifies the high-order 8 bits of the boundary between the physical address low (PAL) and the physical address middle (PAM) areas.



PAL/PAM Boundary Address (8 high-order bits)

This register can specify only the 8 high-order bits (A19 - A12) of the boundary address; the remaining 12 low-order bits (A11 - A0) are fixed to 000H. (i.e. each area boundary address corresponds to a 4 kbyte boundary).

When the PABRO register is set to 00H, the boundary is specified as the physical address space upper limit address.

Physical Address Boundary Register 1 (PABR1): The PABR1 register specifies the high-order 8 bits of the boundary between the physical address middle (PAM) and physical address high (PAH) areas.

	7	6	5	4	3	2	1	0
Bit Name	PB17	PB16	PB15	PB14	PB13	PB12	PB11	PB10
Read/Write	R/W	RW	R/W	R/W	RW	R/W	RW	R/W
Initial Value	0	0	0	0	0	0	0	0
•			_				,	

PAM/PAH Boundary Address (8 high-order bits)

This register can specify only the 8 high-order bits (A19 - A12) of the boundary address; the remaining 12 low-order bits (A11 - A0) are fixed to 000H. (i.e. each area boundary address corresponds to a 4 kbyte boundary).

When the PABR1 register is set to 00H, the border is specified as the upper limit address of the physical memory space FFFFFH.

Set-up example: The physical address space shown in figure 9-2 is divided into three areas: PAL area, PAM area, and PAH area. PABR0 and PABR1 specify the boundaries of these areas and can be set in 4 kbyte units.




Figure 9-2 Memory Space Partitioned by PABR0 and PABR1

Boundary address setting examples: When the PABR0 and PABR1 registers are set to 01H and 40H, the boundaries for each memory area are specified as follows:

	Upper Limit Address	Lower Limit Address	
PAH	FFFFFH	40000H	
PAM	3FFFFH	01000H	
PAL	00FFFH	00000Н	

When either the PABR0 or PABR1 register is set to 00H, the border is set at the upper limit address of the memory area above it. In this example, PABR1 is set to 00H and each area border is specified as follows:

	Upper Limit Address	Lower Limit Address	
PAH	_	_*	
PAM	FFFFFH	01000H	
PAL	00FFFH	00000H	

^{*}The physical address space consists of PAL and PAM areas only because the PAM upper limit address is FFFFFH.

Figures 9-3 (a) to (d) show examples when the physical address space is not partitioned, when it is partitioned into PAL and PAM, into PAL and PAH, and when it is partitioned into three areas (PAL, PAM and PAH).




Figure 9-3. (a) Setting Example when the Physical Address Space is not Partitioned




Figure 9-3. (b) Setting Example when the Physical Address Space is Partitioned into PAM and PAL




Figure 9-3. (c) Setting Example when the Physical Address Space is Partitioned into PAH and PAL




Figure 9-3. (d) Setting Example when the Physical Address Space is Partitioned into PAH, PAM and PAL

Cautions on Use: Normal operation is not guaranteed if the boundary specified by PABR0 is higher than that specified by PABR1. An example of this type if incorrect setting is shown in figure 9-4.





Figure 9-4. Example of Incorrect Boundary Specification

9.2.2 Wait Control Registers L, M, and H (WCRL, WCRM, and WCRH)

The WCR registers specify the number of wait states to be inserted for each of the memory areas (PAH, PAM, and PAL).

Wait Control Register L (WCRL): WCRL specifies the number of wait states to be inserted in the memory cycle when the PAL area is accessed.



^{*} Reserved. These bits always read 0 and should be set to 0.

Bits 7-3: Reserved bits. These bits always read 0 and should be set to 0.

Bits 2-0: PALW 2-0 (PAL area wait)

The table below lists bit values and number of wait states.

PALW2	PALW1	PALW0	Number of Wait States	
0	0	0	0	
0	0	1	1	
0	1	0	2	
0	1	1	3	
1	0	0	4	
1	0	1	5	
1	1	0	6	
1*	1*	1*	7*	

^{*} These are the initial values after a reset.

Wait Control Register M (WCRM): WCRM specifies the number of wait states to be inserted in the memory cycle when the PAM area is accessed.

	7	6	5	4	3	2	1	0
Bit Name	_*	_*	_*	_*	_*	PAMW2	PAMW1	PAMW0
Read/Write	_	_	_	_	_	RW	R/W	R/W
Initial Value	0	0	0	0	0	1	1	1
							PAM Area V	/ait

^{*} Reserved. These bits always read 0 and should be set to 0.

Bits 7-3: Reserved bits. These bits always read 0 and should be set to 0.

Bits 2-0: PAMW2-0 (PAM area wait)

The table below lists bit values and number of wait states.

PAMW2	PAMW1	PAMW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1*	1*	1*	7*

^{*} These are the initial values after a reset.

Wait Control Register H (WCRH): WCRH register specifies the number of wait states to be inserted in the memory cycle when the PAH area is accessed.

	7	6	5	4	3	2	1	0
Bit Name	_*	_•	_*	_*	_*	PAHW2	PAHW1	PAHW0
Read/Write	_	_	_	-	_	R/W	R/W	RW
Initial Value	0	0	0	0	0	1	1	1
								,
							PAH Area W	'ait

^{*} Reserved. These bits always read 0 and should be set to 0.

Bits 7-3: Reserved bits. These bits always read 0 and should be set to 0.

Bits 2-0: PAHW2-0:(PAH area wait)

The table below lists bit values and number of wait states.

PAHW2	PAHW1	PAHW0	Number of Wait States	
0	0	0	0	
0	0	1	1	
0	1	0	2	
0	1	1	3	
1	0	0	4	
1	0	1	5	
1	1	0	6	
1*	1*	1*	7*	

^{*} These are the initial values after a reset.

9.2.3 I/O Wait Control Register (IOWCR)

IOWCR specifies the number of wait states to be inserted in the I/O cycle when an external I/O space is accessed.

The I/O space is divided into internal and external I/O areas. The external I/O area is further divided at address 00F0H into IOH and IOL (figure 9-5). The IOWCR specifies the number of wait states for IOH and IOL in the external I/O area. When accessing the internal I/O area, the wait states are not inserted.





Figure 9-5. Internal/External I/O Space Partition



^{*} Reserved. These bits always read 0 and should be set to 0.

Bit 7: Reserved. This bit always reads 0 and should be set to 0.

Bits 6-4: IOH2-0 (I/O High)

The IOH bits specify the number of wait states to be inserted in the I/O cycle when an IOH address in an external I/O space is accessed. The table below lists bit values and the number of wait states.

IOH2	IOH1	IOH0	Number of Wait States
0	0	0	0 .
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1*	1*	1*	7*

^{*} These are the initial values after a reset.

Bit 3: Reserved. This bit always reads 0 and should be set to 0.

Bits 2-0: IOL2-0 (I/O Low)

The IOL bits specify the number of wait states to be inserted in the I/O cycle when an IOL address in an external I/O space is accessed. The table below lists bit values and the number of wait states.

IOL2	IOL1	IOL0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1*	1*	1*	7*

^{*} These are the initial values after a reset.

9.2.4 Interrupt Wait Control Register (INTWR)

INTWR specifies the number of wait states to be inserted in the first machine cycle of an $\overline{\text{INT0}}$ interrupt acknowledge cycle.

Notes:

- For INT1, INT2, or internal interrupts except TRAP, two wait states are automatically inserted.

 Insertion of more than two wait states is not possible using either the register setting or an external line control.
- For the first machine cycle of an $\overline{\text{NMI}}$ interrupt acknowledge cycle, the area is determined according to the address value specified and the number of wait states specified by the corresponding wait control register are inserted, as they would be in an ordinary memory cycle. Wait state insertion by line control is done the same as for ordinary memory cycles.

	7	6	5	4	3	2	1	0
Bit Name	_*	_*	_*	_*	-*	INTW2	INTW1	INTW0
Read/Write	-	_	-	_	_	R/W	R/W	R/W
Initial Value	0	0	0	0	0	1	1	1
				1				
							Interrupt W	ait

^{*} Reserved. These bits always read 0 and should be set to 0.

Bits 7-3: Reserved. These bits always read 0 and should be set to 0.

Bits 2-0: INTW2-0 (Interrupt Wait)

The INTW bits specify the number of wait states to be inserted in the first machine cycle of the $\overline{\text{INT0}}$ interrupt acknowledge cycle. The table below lists bit values and the number of wait states.

INTW2	INTW1	INTW0	Number of Wait States
0	0	0	2
0	0	1	3
0	1	0	4
0	1	1	5
1	0	0	6
1	0	1	7
1	1	0	8
1*	1*	1*	9*

^{*} These are the initial values after a reset.

Figure 9-6 shows insertion timing of the wait state by \overline{WAIT} line control or programmable wait state in the first machine cycle of an $\overline{INT0}$ interrupt acknowledge cycle.




Figure 9-6. Wait State Insertion Timing in an INTo Acknowledge Cycle

9.2.5 Refresh Wait Control Register (RWCR)

RWCR specifies the number of wait states to be inserted in a refresh cycle.

Note:

If 0 is specified as the number of wait states to be inserted in a refresh cycle using register control, wait insertion using \overline{WAIT} line control is not accepted.

	7	6	, 5	4	3	2	1	0
Bit Name	_*	_*	_*	_*	_*	REFW2	REFW1	REFW0
Read/Write	-	_	-	-	_	RW	R/W	R/W
Initial Value	0	0	0	0	0	1	1	1
	,						Refresh Wa	ait

^{*} Reserved. These bits always read 0 and should be set to 0.

Bits 7-3: Reserved. These bits always read 0 and should be set to 0.

Bits 2-0: REFW 2-0 (Refresh Wait)

The REFW bits specify the number of wait states to be inserted in a refresh cycle. The table below lists bit values and the number of wait states inserted.

REFW2	REFW1	REFW0	Number of Wait States
0	0	0	0
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	4
1	0	1	5
1	1	0	6
1*	1*	1*	7*

^{*} These are the initial values after a reset.

9.3 Operation

9.3.1 Wait State Insertion Using WAIT Line Control

In this wait state insertion using $\overline{\text{WAIT}}$ line control, the wait state is inserted between T2 state and T3 state in the bus cycle T1-T3.

When the \overline{WAIT} line is held low, a wait state (Tw) is inserted between bus cycles T2 and T3. When the \overline{WAIT} line goes high, the cycle resumes in the T3 state.

Figure 9-7 shows the timing for inserting wait states using WAIT line control.

The WAIT line level is sampled at the falling edge of the ø clock in the T2 or Tw state. During a refresh cycle, the WAIT line level is sampled only at the falling edge of a Tw state, therefore sampling operation is not performed if wait state is not inserted by register control. Each time the WAIT line is low at the falling edge of the ø clock in the Tw state, another Tw state will be inserted.

There is no limit on the number of wait states that can be inserted.

Notes:

- When the WAIT line signal is set at a low level, the set up time and hold time for falling edge of
 ø clock must be accounted for by synchronizing to the rising ø clock edge. If not, normal operation is not guaranteed.
- With the exception given above, wait states cannot be inserted in the acknowledge cycles for INT1, INT2, internal interrupts except TRAP, or internal I/O cycle. The number of wait states for these interrupts is fixed at 2 (for INT1, INT2, and internal interrupts except TRAP) and 0 (for internal I/O cycles).
- Refresh cycles cannot be inserted between continuous wait cycles. When the refresh function is being used, this fact must be taken into account in determining the maximum number of wait states inserted.




Figure 9-7. Wait State Insertion Timing Using WAIT Line Control

9.3.2 Wait State Insertion Using Register Control

The wait control register inserts wait states in memory cycle, I/O cycle, INTo interrupt acknowledge cycle and on refresh cycles, and specifies the number of wait states, obviating the need for an external circuit for this purpose. The number of wait states inserted in each bus cycle is programmable.

Inserting Wait States in a Memory Cycle: Wait states can be inserted according to memory specifications. Figure 9-8 shows an example for interfacing three different types of memory. In this example, wait states can be independently specified for each of the three types of memory. Physical address boundaries for dividing the three memory spaces are specified by the physical address boundary registers 0 and 1. For details, see section 9.2 1 "Physical Address Boundary Registers 0 and 1." The number of wait states to be inserted for each memory area is specified in the wait control registers: L, M, and H. For details, see section 9.2.2 "Wait Control Registers L, M, and H."




Figure 9-8. Memory Space Division and Wait State Insertion

Inserting Wait States in an I/O Cycle: The number of wait states to be inserted in an external I/O cycle is specified in the I/O wait control register. For details, see section 9.2.3 "I/O Wait Control Register." The external I/O space is partitioned at physical address 00F0H into the higher and lower address areas (IOH and IOL, respectively). Wait states can be independently specified for each IOH and IOL access. Wait states cannot be inserted in an internal I/O cycle.




Figure 9-9. I/O Space Division and Wait States Insertion

Inserting Wait States in an INTo Interrupt Acknowledge Cycle: The number of wait states to be inserted in the first machine cycle of an INTo acknowledge cycle is specified by the interrupt wait control register. For details, see section 9.2.4 "Interrupt Wait Control Register." This function allows a flexible access time for an interrupt exclusive device.

Inserting Wait States in a Refresh Cycle: The number of wait states to be inserted in a refresh cycle is specified by the refresh wait control register. For details, see section 9.2.5 "Refresh Wait Control Register" and figure 8-2. "Refresh Timing."

9.3.3 Wait State Controls

Table 9-2 summarizes wait state insertion conditions.

Table 9-2 Wait State Insertion Conditions

Operation cycle	WAIT Line wait insertion	Programmable number of wait states insertions	Register specifying number of wait states
Memory cycle	possible	0-7	Wait control registers L,M, and H
External I/O cycle	possible	0-7	I/O wait control register
Internal I/O cycle	not possible	0	-
Refresh cycle	possible*1	0-7	Refresh wait control register
1st machine cycle of INTo acknowledge cycle	possible	2-9 *2	Interrupt wait control register
1st machine cycle of INT1, INT2 and internal interrupts except TRAP	not possible	2 *2	_
1st machine cycle of NMI acknowledge cycle	possible	0-7	Wait control registers L, M, and H

^{*1} Wait state insertion using the WAIT line is possible only when programmable wait insertion is performed.

9.4 Operation in Low Power Dissipation Mode

The wait controller continues operating in the sleep mode. Thus wait states can be inserted when DMAC operates in the sleep mode. In the system stop mode, the wait controller stops and retains the current register contents.

9.5 Reset Operation

Reset stops the wait controller and initializes the registers as follows:

• The wait control registers L, M, and H, I/O wait control register, interrupt wait control register and refresh wait control register are initialized so that the maximum number of wait states are inserted.

^{*2} Two wait states are automatically inserted.

• The physical address boundary registers 0 and 1 are initialized to 00H. This results in the physical address space consisting of the PAL area only. Accordingly, the number of wait states specified in the wait control register L is inserted in a memory cycle.

9.6 Precautions

If wait state insertion is requested by register control simultaneously with \overline{WAIT} line control, wait states of the number specified in the register are inserted. If the \overline{WAIT} line requests more wait states, the additional wait states are inserted.

Section 10. Chip Select Control

10.1 Chip Select Line Operation

Chip select lines $\overline{\text{CS0}}$, $\overline{\text{CS1}}$, and $\overline{\text{CS2}}$ indicate that physical address spaces PAL area, PAM area, and PAH area are being accessed. (For details, see section 9.2.1 "Physical Address Boundary Registers 0 and 1" and section 9.3.2 "Wait State Insertion Using Register Control").

Note that FP-80A package version does not have \overline{CS}_2 line.

Table 10-1 shows the relationship between lines and their associated physical address spaces.

Table 10-1. CS Lines and Associated Physical Address Spaces

CS Line Asserted	Associated Physical Address Area	
CS ₀ line	PAL area	
CS ₁ line	PAM area	
CS ₂ line	PAH area	

Figure 10-1 shows chip select timing.




Figure 10-1. Chip Select Timing

10.2 Operation in Low Power Dissipation Mode

While the DMAC is operating in the sleep mode, the chip select line corresponding to the accessed physical address area is driven low. When the DMAC is not operating in the sleep mode or when the system stop mode is entered, the chip select lines are set to 1.

10.3 Reset Operation

The chip select lines go high after a reset. Immediately after a reset is cleared, the physical address space equals the physical address lower area and thus the corresponding \overline{CSo} line is driven low. (For details, see section 9.2.1 "Physical Address Boundary Registers 0 and 1").

10.4 Precautions

The chip select lines are asserted only during memory cycles (not during refresh cycles and I/O cycles).

Section 11. Low Power Dissipation Modes

The HD64180S supports two low power dissipation modes: sleep and system stop. These modes are selected using the I/O control register (IOCR). The IOCR is contained in the CPU and allocated to I/O address 0005H. For details, see section 3.4.5 "Sleep Mode."

11.1 Sleep Mode

Executing an SLP instruction when the IOSTP bit (in IOCR) is 0 causes the HD64180S to enter the sleep mode. In this mode, the CPU stops, but other areas (MSCI, ASCI/CSIO, DMAC, refresh controller, and timer) remain active.

Asserting the BUSREQ signal causes the HD64180S to enter the bus release mode. The HD64180S leaves the sleep mode when a reset or interrupt is detected.

For details, see section 3.4.5 "Sleep Mode."

11.2 System Stop Mode

Executing an SLP instruction when the IOSTP bit (in IOCR) is 1 causes the HD64180S to enter the system stop mode. In this mode, clocks for the CPU and other functions stop. Less power is dissipated in this mode compared to the sleep mode.

In the system stop mode, asserting the \overline{BUSREQ} line causes the HD64180S to enter the bus release mode. The HD64180S leaves the system stop mode when a reset or external interrupt is detected. For details, see section 3.4.6 "System Stop Mode."

Section 12. Oscillator Circuit

12.1 Crystal Resonator and Oscillator Circuit

The HD64180S contains an on-chip oscillator. The ø clock can be generated by connecting a crystal resonator to the XTAL and EXTAL lines. (The crystal must be an AT-cut parallel resonator). The output of the oscillator is connected to a driver (see figure 12-1) that divides the oscillator frequency by two. Therefore, the oscillator frequency must be double that of the required ø clock frequency.

An external clock can also be supplied directly via the EXTAL line (for details, see section 12.3 "Operation Using an External Clock").

Note that the external clock is also divided by two to generate the ø clock.

A baud rate generator (BRG) is contained in both the MSCI and ASCI/CSIO. The ø clock is used as the reference clock for the BRG.




Figure 12-1. Ø Clock Generation and Supplies to Each Function Block

Figure 12-2 shows an example of a crystal connection circuit.




Figure 12-2. Crystal Connection Circuit

The crystal resonator and load capacitor must satisfy the characteristics listed in table 12-1.

Table 12-1. Recommended Characteristics of Crystal Resonator and Load Capacitor

	Oscillation I	requency	
Item	1 MHz < f ≤ 12.288 MHz	12.288 MHz < f ≤20 MHz	
Со	<7 pF	< 7 pF	
Rs	< 60 Ω	< 35 Ω	
CL1, CL2	10-22 pF±10%	10-22 pF±10%	

12.2 Oscillator Circuit Board Design

When connecting the output of a crystal resonator to the XTAL and EXTAL lines, the following design precautions must be observed:

- Locate the crystal resonator and load capacitors (CL1 and CL2) as close to the chip as possible. If
 noise is introduced on the XTAL line or EXTAL line, normal operation cannot be
 guaranteed.
- 2. The signal leads to the XTAL pin and ϕ pin should be positioned as far apart as possible and not parallel to one another. If the ϕ signal induces noise in the XTAL input, normal oscillation cannot be guaranteed. (See figure 12-3 (a).)
- 3. Do not run signal or power lines near the oscillator circuit. Figure 12-3 (b) shows an undesirable layout. Induced noise may cause operating errors. Isolation between XTAL, EXTAL, and adjacent lines must be $10~M\Omega$ or more.




Figure 12-3. (a) Undesirable Oscillator Circuit Layout




Figure 12-3. (b) Undesirable Oscillator Circuit Layout

Figure 12-4 shows an example of oscillator circuit board design.




Figure 12-4. Example of Oscillator Circuit Layout

12.3 Operation Using an External Clock

The HD64180S can be operated using an external clock (connected to the EXTAL line). In this case, the input frequency must be double that of the ø clock and the XTAL line must be left floating.

Figure 12-5 shows a typical connection for an external clock.




Figure 12-5. Example of Connection for External Clock

Section 13. Electrical Specifications

13.1 Absolute Maximum Ratings

Table 13-1. Absolute Maximum Ratings

Item	Symbol	Rating	Unit	
Supply voltage	Vœ	-0.3 to +7.0	V	
Input voltage	Vin	-0.3 to Vcc + 0.3	V	
Operating temperature	Торг	-20 to +75	°C	
Storage temperature	Tstg	-55 to +150	°C	

Caution: Permanent damage to the HD64180S may result if it is subjected to conditions that exceed the absolute maximum ratings. To assure normal operation, the following conditions should be satisfied:

 $V_{ss} \le V_{in} \le V_{cc}$

13.2 DC Characteristics

Table 13-2. DC Characteristics

Item	Symbol	min	typ	max	Unit	Conditions
Input high level voltage at	V IH1	V∞-0.6		V∞+0.3	V	
$\overline{\text{RESET}}$, EXTAL, and $\overline{\text{NMI}}$						
Input high level voltage at	V IH2	2.2		V∞+0.3	V	
lines other than RESET,						
EXTAL, and \overline{NMI}						
Input low level voltage at	V IL1	-0.3		0.6	·V	
\overline{RESET} , EXTAL, and \overline{NMI}						
Input low level voltage at	V IL2	-0.3		0.8	V	
lines other than RESET,						
EXTAL, and NMI						
Output high level voltage	V он	2.4			V	$IOH = -200 \mu A$
at all output lines	V On	Vcc - 1.2			· ·	$IOH = -20 \mu A$
Output low level voltage	V ol			0.45	V	IoL = 2.2 mA
at all output lines						

Table 13-2. DC Characteristics (cont.)

 $(Vcc = 5V \pm 10\%, Vss = 0V, Ta = -20 \text{ to } +75^{\circ}C \text{ unless otherwise specified})$

Item	Symbol	min	typ	max	Unit	Conditions
Input leakage current	I IL			1.0	μΑ	$V_{in} = 0.5$ to
at all input lines other than						Vcc -0.5
XTAL and EXTAL						
Three state leakage current	I TL			1.0	μΑ	V in = 0.5 to
						V cc -0.5
Current dissipation*			36	72		f = 6 MHz
(normal operation)			48	96	mA	f = 8 MHz
	Icc		60	120		f = 10 MHz
Current dissipation*			6	12		f = 6 MHz
(system stop mode)			8	16	mA	f = 8 MHz
			10	20		f = 10 MHz
Pin capacitance	Cp			20	pF	$V_{in} = 0V, f = 1$
						MHz, $Ta = 25^{\circ}C$

^{*} Input signal $\overline{\text{RESET}}$, EXTAL, $\overline{\text{NMI}}$: $V_{\text{IHmin}} = V_{\text{CC}}$ -0.6V, $V_{\text{ILmax}} = 0.6V$ the others: $V_{\text{IHmin}} = V_{\text{CC}}$ -1.0V, $V_{\text{ILmax}} = 0.8V$ All output terminals are at no load.

13.3 AC Characteristics

Note that the specifications related to $\overline{\text{CS}}_2$ pin is specified only in CP-84 package version.

13.3.1 Bus Timing

Table 13-3. Bus Timing

		HD6	41809	SCP6	HD6	41809	SCP8	HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Clock cycle time	tcyc	162	_	2000	125	_	2000	100	_	2000	ns	See figures
Clock high-level	tchw	65		_	50	-	_	38	_	_	ns	13-1, 13-2,
pulse width												13-3, and
Clock low-level	tclw	65	_	_	50	-		38	_	_	ns	13-4.
pulse width												
Clock fall time	tcf	_	_	15	_	_	15	_	_	12	ns	
Clock rise time	tcr	_	_	15	_	_	15	_	_	12	ns	
Address delay	tad	_	_	90			80	_		55	ns	
time												

Table 13-3. Bus Timing (cont.)

		HD64180SCP6		HD6	41809	SCP8	HD6	41809	SCP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Address set-up	tas	20	-	_	15	_	_	15	_	_	ns	See figures
time (vis-a-vis												13-1, 13-2,
falling edge of												13-3, and
$\overline{\text{ME}}$, $\overline{\text{IOE}}$, or												13-4.
CS2—CS0)												
ME delay time 1	tmed1			60			50			50	ns	
RD delay time 1	t rdd1	_	_	60			50	_		50	ns	
LIR delay time 1	t LD1		_	80	_	_	70	_	_	55	ns	
Address hold	tah	35	_	_	20		_	10	_	_	ns	•
time (vis-a-vis												
rising edge of												
$\overline{\text{ME}}, \overline{\text{IOE}}, \overline{\text{RD}},$												
WR or												
CS ₂ —CS ₀)												
$\overline{\text{ME}}$ delay time 2	tmed2			60	_		50			50	ns	
RD delay time 2	trdd2	_		60	_		50		_	50	ns	
RD delay time 3	TRDD3			65			60			55	ns	
LIR delay time 2	tLD2	_	_	80	_	_	70	_	_	55	ns	
Data read set-up	tors	40	_		30	_	_	30	_	_	ns	•
time												
Data read hold	t drh	0			0		_	0	_		ns	•
time*												
ST delay time 1	t std1	_	_	90	_	-	70	_		60	ns	
ST delay time 2	tstd2	_	_	90		_	70	_		60	ns	-
WAIT set-up	tws	40	_		40	_	_	30	_	_	ns	
time												

^{*} Defined against the first signal to go high level of \overline{ME} , \overline{RD} and $\overline{CS2}$ – $\overline{CS0}$

Table 13-3. Bus Timing (cont.)

		HD6	41809	SCP6	HD6	41809	SCP8	HD6	41809	SCP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing	
WAIT hold time	twн	40	_		40	_	_	30	_	_	ns	See figures	
Write data	twoz	_		95	_	_	70	_	_	60	ns	13-1, 13-2,	
floating delay												13-3, and	
time												13-4.	
WR delay time 1	twrd1	_	-	65	_	_	60	_	_	50	ns		
Write data delay	twdd	_	_	90	_	_	80	_	_	60	ns		
time													
Write data set-up	twos	40	_	_	20	_	_	15	_	_	ns		
time (vis-a-vis													
falling edge of													
WR)													
WR delay time 2	twrd2	_		80	_	_	60	_	_	55	ns		
WR pulse width	twrp	170			130	_	_	110	_	_	ns		
Write data hold	t wdh	40	-	_	15	_		10		_	ns		
time (vis-a-vis													
rising edge of													
WR)													
IOE delay time 1	trodi		<u> </u>	60			50	_		50	ns		
IOE delay time 2	trod2			60			50	_		50	ns		
IOE delay time	tiod3	340	-	_	250	_	_	200	_	-	ns		
3 (from falling													
edge of LIR)													
IOE delay time 4	tiod4		_	65		_	60	_	_	55	ns		
INT set-up time	tints	40	_	_	40	_	_	30	_	_	ns		
(vis-a-vis													
falling edge of													
ø)													
INT hold time	tinih	40	_	_	40	_	_	30	_	_	ns		
(vis-a-vis													
falling edge of													
ø)													

Table 13-3. Bus Timing (cont.)

		HD64180SCP6		HD6	HD64180SCP8			41809	CP10			
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
NMI pulse width	tnmiw	120	_	_	100	_	_	80	_	_	ns	See figures
BUSREQ set-up	tbrs	40	_		40	_	_	30	_	_	ns	13-1, 13-2,
time (vis-a-vis												13-3, and
falling edge of												13-4.
ø)												
BUSREQ hold	t brh	40	_	_	40			30	-		ns	
time (vis-a-vis												
falling edge of												
ø)												
BUSACK delay	tbad1		_	95	_	_	70	_	_	60	ns	
time 1												
BUSACK delay	tBAD2	_		95	_	_	70	_	_	60	ns	
time 2												
Bus floating	tbzD			125			90	_		80	ns	
delay time												
ME high-level	tmewn	110	_		90	_	_	70	_	_	ns	
pulse width												
ME low-level	tmewl	125	_		100	_	_	80	_	_	ns	
pulse width												
REF delay time 1	t rfD1		_	90			80	_	_	60	ns	
REF delay time 2	trfD2			90			80	_	_	60	ns	
HALT delay	thad1			90	_		80	_	_	50	ns	
time 1												
HALT delay	thad2	_	_	90		_	80		_	50	ns	
time 2												
RESET set-up	tres	120	_		100			80	_		ns	
time												
RESET hold	treh	80	_	_	80		_	80		_	ns	
time												
Oscillator	tosc		_	20	_		20			40	ms	
stabilize time												

Table 13-3. Bus Timing (cont.)

(Vcc = $5V \pm 10\%$, Vss = 0V, Ta = -20 to +75°C unless otherwise specified)

		HD6	SCP6	HD64180SCP8			HD64180SCP10					
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
RESET rise time	trr			50			50			50	ms	See figures
RESET fall time	tre	_		50	_	_	50	_	_	50	ms	13-1, 13-2,
CS delay time 1	tcsD1	_	_	60	_	_	55	_	_	50	ns	13-3, and
CS delay time 2	tcsD2		_	60	_	_	55	_		50	ns	13-4.

13.3.2 MSCI Timing

Table 13-4. MSCI Timing

	HD64180SCP6			HD6	4180	SCP8	HD6	41809	SCP10		
Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
trcycm	1.4*	. —	_	1.4*	٠	_	1.4*	' –	_	tcyc	See figures
											13-5, 13-6,
trc _r M	_	_	20	_	_	15	_	_	10	ns	13-7, 13-8,
											13-9, 13-
trom	_	_	20	_	_	15	_	_	10	ns	10, 13-11,
											13-12, and
trchwm	0.55	_	_	0.55	<u> </u>	_	0.55	i –	_	tcyc	13-13.
trclwm	0.55	_		0.55	i –		0.55	· –	_	tcyc	_
t TDD1M		_	130	_		100	. –	_	80	ns	_
											_
ttdd2M	_		80		_	65	_	_	50	ns	_
trcycm	1.4*		_	1.4*		_	1.4*		_	tcyc	_
	TTCYCM TTCYM TTCHWM TTCHWM TTCLWM TTDD1M	Symbol min treyem 1.4* treym — treym — treym 0.55 trelwm 0.55 trelwm — trddim —	Symbol min typ trcycm 1.4* - trchm - - trchm - - trchwm 0.55 - trclwm 0.55 - trddim - - trddim - - trddim - -	Symbol min typ max trcycm 1.4* - - - trchm - - 20 trchm 0.55 - - - trchwm 0.55 - - - trddim - - 130 trddim - - 80	Symbol min typ max min trcycm 1.4* - - 1.4* trchm - - 20 - trchm - - 20 - trchwm 0.55 - - 0.55 trclwm 0.55 - - 0.55 trddim - - 130 - trddim - - 80 -	Symbol min typ max min typ trcycm 1.4* - - 1.4* - - trcym - - 20 - - trchm - - 20 - - trchwm 0.55 - - 0.55 - trclwm 0.55 - - 0.55 - trddim - - 130 - - trddim - - 80 - -	Symbol min typ max min typ max trcycm 1.4* - - - 1.4* - - - trchm - - 20 - - 15 trchm - - 20 - - 15 trchwm 0.55 - - 0.55 - - trclwm 0.55 - - 0.55 - - trddim - - 130 - - 100 trddim - - 80 - - 65	Symbol min typ max min typ max min trcycm 1.4* - - - 1.4* - - 1.4* trchm - - 20 - - 15 - trchm 0.55 - - 0.55 - - 0.55 trchm 0.55 - - 0.55 - - 0.55 trclw 0.55 - - 0.55 - - 0.55 trdd - - 130 - - 100 - trdd - - 80 - - 65 -	Symbol treyed min typ max min typ min typ max min typ max min typ <	Symbol min typ max min typ max min typ max trcycm 1.4* - - - 1.4* - - - 1.4* - - trchm - - 20 - - 15 - - 10 trchm 0.55 - - 0.55 - - 0.55 - - 0.55 - - trclwm 0.55 - - 0.55 - - 0.55 - - 80 trddm - - 130 - - 100 - - 80 trddm - - 80 - - 65 - - 50	Symbol min typ max Unit trcyc 1.4* - - - 1.4* - - - tcyc trchm - - 20 - - 15 - - 10 ns trchm 0.55 - - 0.55 - - 0.55 - - tcyc trclw 0.55 - - 0.55 - - 0.55 - - tcyc trdd - - 130 - - 100 - - 80 ns trdd - - 80 - - 65 - - 50 ns

^{*} In asynchronous mode, loop mode, treycm, treycm = 2.5 teyc (min).

Table 13-4. MSCI Timing (cont.)

 $(VCC = 5V \pm 10\%, Vss = 0V, Ta = -20 \text{ to } +75^{\circ}\text{C} \text{ unless otherwise specified})$

		HD64180SCP6			HD64180SCP8			HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ		Unit	Timing
RXCM rise time	trc:m		_	20			15		_	10	ns	See figures
RXCM fall time	trcim	_	_	20		_	15	_		10	ns	13-5, 13-6,
RXCM high-level	trchwm	0.5	5 –	_	0.5	5 –	_	0.5	5 –	_	tcyc	13-7, 13-8,
pulse width												13-9, 13-
RXCM low-level	trclwm	0.5	5 –	-	0.5	5 –		0.5	5	_	tcyc	10, 13-11,
pulse width												13-12, and
RXDM-RXCM	trds1m	50	_	-	40		_	30	_	_	ns	13-13.
set-up time												
(RXCM input)												
RXCM-RXDM	troh1m	40	_	_	30	_	_	20	_		ns	-
hold time (RXCM												
input)												
RXDM-RXCM	trds2m	130	_	_	100	_	_	80	_	_	ns	
set-up time												
(RXCM output)												
RXCM-RXDM	trdh2m	40	_	_	30	_	_	20	_		ns	-
hold time (RXCM												
output)												
ADPLL operating	TPLCYM	120	_		80	_	_	57			ns	-
clock cycle time												
ADPLL operating	tpl.am		_	15	_	_	10	_	_	8	ns	-
clock rise time		,					•					
ADPLL operating	tpl.im	_		15	_		10		_	8	ns	=
clock fall time												
ADPLL operating	tplhwm	25	_	_	15	_	_	10	_	_	ns	-
clock high-level						į						
pulse width												
ADPLL operating	TPLLWM	25	_	_	15	_	_	10	_	_	ns	•
clock low-level												
pulse width												
ø-BRG* output	İ BGDM		_	150			120	_	_	95	ns	-
delay time												

^{*} $f_{BRG} \neq f \emptyset$ (f_{BRG} is the baud rate generator output frequency; $f \emptyset$ is the CPU operating clock frequency).

Table 13-4. MSCI Timing (cont.)

		HD6	HD64180SCP6			41809	SCP8	HD6	41809	CP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
TXCM/RXCM	İ BGMr	_	_	50	_	_	40	_	_	30	ns	See figures
output rise time												_ 13-5, 13-6,
TXCM/RXCM	t BGMf	_	_	50	_	_	40	_	_	30	ns	13-7, 13-8,
output fall time												13-9, 13-
RXCM-SYNC	tsysu	2.5	_	-	2.5	_	_	2.5	_	_	tcyc	10, 13-11,
set-up time												_ 13-12, and
RXCM-SYNC	tsyhd	2.5	_	_	2.5	_	_	2.5	· –	_	tcyc	13-13.
hold time												_
CTSM high-level	tcrshwm	2.0	_	_	2.0	-	_	2.0	-	_	tcyc	
pulse width												_
CTSM low-level	tctslwm	2.0		_	2.0	_	_	2.0) —	_	tcyc	
pulse width												_
DCDM high-level	T DCDHWM	2.0	_	_	2.0	_		2.0	-	_	tcyc	
pulse width												_
DCDM low-level	t DCDLWM	2.0	_		2.0	_		2.0) _	_	tcyc	
pulse width												
ø-RTSM delay	trtsdm	_	_	100	_	_	85	_	_	70	ns	
time												

13.3.3 ASCI/CSIO Timing

Table 13-5. ASCI/CSIO Timing

		HD64180SCP6			HD64180SCP8			HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
TXCA input	trcyc	2.5	_		2.5			2.5			tcyc	See figures
cycle time												13-14, 13-
TXCA input	tichw	0.55		_	0.55	_	_	0.55	_	_	tcyc	15, 13-16,
high-level pulse												13-17, 13-
width												18, 13-19,
TXCA input	trclw	0.55	_	_	0.55	_	_	0.55	_	_	tcyc	and 13-20.
low-level pulse												
width												
TXCA input rise	trcr	_	_	30	_		20		_	10	ns	_
time												
TXCA input fall	trcr	-	_	30	_	_	20	_	_	10	ns	_
time									1			
TXDA delay	tiddi	1.5		3.0	1.5	_	3.0	1.5	_	3.0	tcyc	_
time 1												
TXDA delay	trod2	_	_	50	_	_	40	_	_	30	ns	_
time 2												
RXCA input	trcyc	2.5	_	_	2.5	_	_	2.5			tcyc	_
cycle time												
RXCA input	trchw	0.55			0.55	_	_	0.55		_	tcyc	_
high-level pulse												
width												
RXCA input	trclw	0.55	_	_	0.55	_	_	0.55	_		tcyc	_
low-level pulse												
width												
RXCA input rise	İ RCr		_	30		_	20			10	ns	-
time												
RXCA input fall	trcr	_	_	30	_		20		_	10	ns	-
time												

Table 13-5. ASCI/CSIO Timing (cont.)

		HD64180SCP6			HD6	41809	CP8	HD6	4180 S	CP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
RXDA set-up	t rds1	50	_	-	40	_	_	30	_	_	ns	See figures
time 1												13-14, 13-
RXDA hold time	t rdh1	40	_	_	30	_	_	20	_	-	ns	15, 13-16,
1												13-17, 13-
RXDA set-up	trds2	130	-	_	100	_		80	_	_	ns	18, 13-19,
time 2												and 13-20.
RXDA hold time	trdh2	40	_	_	30	_	_	20	_	_	ns	
2												
ø-BRG output	t BGDA	_	_	80		_	70	_	_	60	ns	
delay time												
TXCA/RXCA	t BGAr	_	_	50	_	_	40	_	_	30	ns	
output rise time												
TXCA/RXCA	t BGAf	_	_	50	_	_	40	_	_	30	ns	
output fall time												
CTSA high-level	tctshw	2.0		_	2.0	_	_	2.0	_	_	tcyc	
pulse width												
CTSA low-level	tctslw	2.0	_	_	2.0	_	_	2.0		_	tcyc	
pulse width												
DCDA high-	t DCDHW	2.0	_	_	2.0	_	_	2.0	_	_	tcyc	
level pulse width												
DCDA low-level	tocolw	2.0	_	_	2.0	_	_	2.0	_	_	tcyc	
pulse width												
RTSA delay	t rtsd	_		100		_	85		_	70	ns	
time												

13.3.4 DMAC Timing

Table 13-6. DMAC Timing

(Vcc = $5V \pm 10\%$, Vss = 0V, Ta = -20 to +75°C unless otherwise specified)

		HD64180SCP6 HD64180SCP8			HD6	41809	CP10					
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
DREQ set-up	T DREQS	40	_	_	40		_	30	_	_	ns	See figure
time												13-21.
DREQ hold time	t dreqh	40		_	40			30			ns	_
TEND delay	tred1	_	_	70	_	_	60	_		50	ns	
time 1												-
TEND delay	TTED2	_		70			60	-	_	50	ns	
time 2						-						_
ST delay time 1	t std1			90	_	_	70	_	_	60	ns	_
ST delay time 2	tstd2	_	_	90		_	70	_		60	ns	_

13.3.5 Timer Timing

Table 13-7. Timer Timing

5		HD64180SCP6			HD64180SCP8			HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Timer input	tewr	2.0	_	_	2.0	_	_	2.0		_	tcyc	See figure
pulse width												13-22.
Timer input set-	t PDSU	40	-		40	-	_	30		_	ns	_
up time												_
Timer input hold	t PDH	40	-	_	40		_	30	_	_	ns	
time												
Timer output	trod		_	100			85		_	70	ns	_
delay time			····			· · · · · · · · · · · · · · · · · · ·						

13.3.6 EXTAL Input Clock Signal Timing

Table 13-8. EXTAL Input Clock Signal Timing

(Vcc = $5V \pm 10\%$, Vss = 0V, Ta = -20 to +75°C unless otherwise specified)

		HD64180SCP6			HD64180SCP8			HD6	41809	SCP10		
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
External clock	tecyc	81	-	1000	62	_	1000	50	_	1000	ns	See figure
cycle time												13-23.
External clock	techw	20	_	_	15	_	_	10	_	_	ns	
high-level pulse												
width												
External clock	teclw	20	_	_	15	_		10	_	_	ns	-
low-level pulse												
width												
External clock	t ecr	_	_	25	-	_	25		_	15	ns	•
fall time												
External clock	t ECr		_	25	_	_	25	_	_	15	ns	-
rise time												


13.3.7 Miscellaneous

Table 13-9. Rise and Fall Times of Input Signals with No Characteristics Specified

		HD64180SCP6		HD64180SCP8			HD64180SCP10					
Item	Symbol	min	typ	max	min	typ	max	min	typ	max	Unit	Timing
Input line rise	tir	_	_	100	_	-	100	_		100	ns	See Figure
time (no												13-24.
characteristics												
specified)												
Input line fall	t uf	_		100	_	_	100	_	_	100	ns	-
time (no												
characteristics												
specified)												×

13.4 Timing Diagrams

13.4.1 Bus Timing



^{*1} Output buffer inactivation timing.

Figure 13-1. Bus Timing (1)

^{*2} A low-level signal should be input to the RESET pin such that it is sampled at low level for at least six successive ø clock falling edges. After the reset mode is entered, it may require up to 10 clock cycles before all of the output lines are set to their initialize conditions. See section 3.4.2 "Reset Mode," for details.




Figure 13-2. Bus Timing (2)




Figure 13-3. Bus Timing (3) (sleep or system stop mode)




Figure 13-4. Bus Timing (4)

13.4.2 MSCI Timing

(1) Transmit timing (TXCM input)




Figure 13-5. Transmit Timing (TXCM input)

(2) Transmit timing (TXCM output)




Figure 13-6. Transmit Timing (TXCM output)

(3) Receive Timing (RXCM input)




Figure 13-7. Receive Timing (RXCM input)

(4) Receive Timing (RXCM output)




Figure 13-8. Receive Timing (RXCM output)

(5) ADPLL Operating Clock Timing




Figure 13-9. ADPLL Operating Clock Timing

(6) Baud Rate Generator Output Timing




Figure 13-10. Baud Rate Generator Output Timing (fBRG \neq fø)

(7) SYNC Timing




Figure 13-11. SYNC Timing

(8) $\overline{\text{CTSM}}$ and $\overline{\text{DCDM}}$ Timing




Figure 13-12. \overline{CTSM} and \overline{DCDM} Timing

(9) RTSM Timing




Figure. 13-13. RTSM Timing

13.4.3 ASCI/CSIO Timing

(1) Transmit Timing (TXCA input)




Figure 13-14. Transmit Timing (TXCA input)

(2) Transmit Timing (TXCA output)




Figure 13-15. Transmit Timing (TXCA output)

(3) Receive Timing (RXCA input)




Figure 13-16. Receive Timing (RXCA input)

(4) Receive Timing (RXCA output)




Figure 13-17. Receive Timing (RXCA output)

(5) Baud Rate Generator Timing




Figure 13-18. Baud Rate Generator Timing

(6) \overline{CTSA} and \overline{DCDA} Timing




Figure 13-19. $\overline{\text{CTSA}}$ and $\overline{\text{DCDA}}$ Timing

(7) RTSA Timing




Figure 13-20. RTSA Timing

13.4.4 DMAC Timing




Figure 13-21. DMAC Timing

13.4.5 Timer Timing




Figure 13-22. Timer Timing

13.4.6 EXTAL Input Clock Signal Timing




Figure 13-23. EXTAL Input Clock Signal Timing

13.4.7 Miscellaneous

(1) Rise and Fall Times of Input Signals with No Characteristics Specified




Figure 13-24. Rise and Fall Times of Input Signals with No Characteristics Specified

(2) Reference Levels (when not otherwise specified)




Figure 13-25. Reference Levels

(3) Bus Timing Load (TTL load)




Figure 13-26. Bus Timing Load

Section 14. Package Dimensions

14.1 Package Dimensions

Figures 14-1 A&B shows the external dimensions of the HD64180S.




Figure 14-1A. A CP-84 Package Dimensions




Figure 14-1B. FP-80A Package Dimensions





A. Instruction Set

In the instruction set, the following conventions are used:

(1) Register specification

g, g' represents a 8-bit register, while ww, xx, yy, or zz represents a pair of 8-bit registers. The corresponding registers are listed below.

g,g'	Register	ww	Register	xx	Register	уу	Register	ZZ	Register
000	В	00	ВС	00	ВС	00	BC	00	ВС
001	С	01	DE	01	DE	01	DE	01	DE
010	D	10	HL	10	IX	10	IY	10	HL
011	Е	11	SP	11	SP	11	SP	11	AF
100	Н								
101	L								
111	A								

Note: ww, xx, yy, or xx plus H or L (eg, wwH, IXL) indicates the high or low order byte of a 16-bit register.

(2) Bit specification

'b' indicates the bit number of the bit operand in a bit manipulation instruction. The corresponding bits are listed below.

<u>B</u>	Bit
000	0
001	1
010	2
011	3
100	4
101	5
110	6
111	7

(3) Condition specification

'f' indicates the condition for executing an instruction, based on the arithmetic result. The corresponding conditions are listed below.

f	Con	dition
000	NZ	non zero
001	Z	zero
010	NC	non carry
011	С	carry
100	PO	parity odd
101	PE	parity even
110	P	sign plus
111	M	sign minus

(4) Restart address

'v' indicates the restart address of a restart instruction. The corresponding addresses are listed below.

v	Address
000	00H
001	08H
010	10H
011	18H
100	20H
101	28H
110	30H
111	38H

(5) Flag

Flag changes are indicated by the following symbols:

- •: The flag is not changed by the instruction.
- X: Flag change by this instruction is undefined.

- ‡: The flag is changed according to the arithmetic result of the instruction.
- S: The flag is set to 1 by the instruction.
- R: The flag is reset to 0 by the instruction.
- P: The flag is changed as a parity flag by the instruction.
- V: The flag is changed as an overflow flag by the instruction.

(6) Others

()M: Indicates the memory at the address indicated in parentheses.

()I: Indicates the I/O at the address indicated in parentheses.

m or n: 8-bit value mn: 16-bit value

r: Subscript r indicates a 8-bit register.

R: Subscript R indicates a 16-bit register.

b·()M: Indicates the memory bit specified by b at the address indicated in parentheses.

b gr: Indicates the register bit specified by b in the register specified by gr.

d or j: Signed 8-bit displacementS: Source addressing mode

D: Destination addressing mode

·: AND +: OR

⊕: Exclusive OR

1. Data Manipulation Instructions

(1) Arithmetic and logic instructions (8bits)

Operation					Ac	ddressi	ng			_	_					lag		
name	MNEMONICS	OP code	DOCED	EXT			REGI	D/D	REL	Bytes	States	Operation	7	6	4	2	1	0
ADD	ADD A.g	10 000 g	IMMED	EXI	IND	REG S	KEGI	IMP D	KEL	1	4		S			P/V V	N R	<u>c</u>
ADD .	ADD A,(HL)	10 000 g				3	s	D		1	6	Ar+gr→Ar Ar+(HL) _N →Ar	1	1	1	V	R R	1
	ADD A,(IL)	11 000 110	s				,	D		2	6	Ar+m→Ar	i	1	1	V	R	1
		< m >		1				-			•	1	١.	•	•	•		•
	ADD A,(IX+d)	11 011 101			S			D		3	14	Ar+(IX+d) _N →Ar	1	1	ı	v	R	1
		10 000 110																
		< d >																
	ADD A,(IY+d)	11 111 101	1		S			D		3	14	Ar+(IY+d) _M →Ar	1	I	1	V	R	1
		10 000 110 〈 d 〉	1															
ADC	ADC A -			-		_		_	-				├ -					
ADC	ADC A.g ADC A.(HL)	10 001 g 10 001 110	1			S	s	D D		1	4 6	Ar+gr+c→Ar Ar+(HL) _M +c→Ar	1 1	1	1	V V	R R	1
	ADC A,m	11 001 110	s				3	D		2	6	Ar+m+c→Ar	i	1	1	v	R	1
	1.20 1.,	⟨ m ⟩	"					١		•		A THITC -AL	١.	٠	•	•	ĸ	•
	ADC A,(IX+d)	11 011 101			s			D		3	14	Ar+(IX+d)++c •Ar	1	ı	1	v	R	1
		10 001 110	ł										İ					
		⟨d ⟩	ł		_			_									_	
	ADC A,(IY+d)	11 111 101 10 001 110			S			D		3	14	Ar+(IY+d) _M +c→Ar	1	1	1	V	R	I
		〈 d 〉	ł															
AND	AND g	10 100 g	 -			S		D	-	1	4	Ar∙gr→Ar	1	1	S	P	R	R
	AND (HL)	10 100 110	1			,	s	D		1	6	Ar•(HL) _N →Ar	ľ	i	S	P	R	R
	AND m	11 100 110	s					D		2	6	Ar·m→Ar	i	i	s	P	R	R
		< m >	l															
	AND (IX+d)	11 011 101			S			D		3	14	Ar•(IX+d) _M →Ar	1	1	S	P	R	R
		10 100 110	ļ															
		< d >	ł										l					
	AND (IY+d)	11 111 101	İ		S			D		3	14	Ar·(IY+d) _M →Ar	1	1	S	P	R	R
		10 100 110 〈 d 〉	İ															
Compare	CP g	10 111 g	 			S		D		1	4	Ar-gr	1	1	1	v	S	1
Compare	CP (HL)	10 111 110				3	s	D		1	6	Ar-(HL) _M	1	i	1	v	S	1
	CP m	11 111 110	s				ľ	D		2	6	Ar-m	i	i	i	Ÿ	s	i
		< m >											ļ					
	CP (IX+d)	11 011 101	ł	l	S	1		D		3	14	Ar-(IX+d)m	1	1	1	V	S	1
		10 111 110															7	
	CP (IY+d)	〈 d 〉	İ		s			n .		3	.,	A = (TV 4)	١.			v		
	CP (11+a)	11 111 101 10 111 110			3			D		3	14	Ar-(IY+d) _M	1	1	1	V	3	1
		〈 d 〉	İ															
COMPLE-	CPL	^^ '^'	†					S/D			3	Ār→Ar	١.		_		_	
MENT	CFL	00 101 111	<u> </u>					3/0		1	3	Ar→Ar	L.		S		S	·
DEC	DEC g	00 g 101	İ			S/D				1	4	gr-1→gr	1	1	1	V	S	•
	DEC (HL)	00 110 101	l				S/D			1	10	(HL) _M -1→(HL) _M	1	1	1	٧	S	٠
	DEC (IX+d)	11 011 101 00 110 101	l		S/D					3	18	(IX+d) _M -1→	1	1	1	V	S	•
		⟨ d ⟩	Ì					İ				(IX+d) _⋈						
	DEC (IY+d)	11 111 101	1		S/D					3	18	(IY+d) _M -1→	1	ı	1	v	s	
		00 110 101										(IY+d) _M					-	
		(d)					L						L	_				
INC	INC g	00 g 100				S/D				1	4	gr+1→gr	1	1	1	٧	R	•
	INC (HL)	00 110 100					S/D			1	10	(HL) _N +1→(HL) _N	1	I	1	V	R	•
	INC (IX+d)	11 011 101		l	S/D					3	18	(IX+d) _M +1→	1	I	1	V	R	٠
		00 110 100 〈 d 〉										(IX+d) _M						
	INC (IY+d)	11 111 101	1		S/D					3	18	(IY+d) _m +1→	١,	1	t	v	D	
		00 110 100			3,0		1	1		"	40	(IY+d) _w	١,	٠	٠	•	κ.	·
			1	1	1	1	ı	i	1	I	ł	1	1					

Operation					Α.	ddressi	inσ						_			lag		
name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4	2	1	0
		ļ	IMMED	EXT	IND	REG	REGI	IMP	REL			 	S	Z	н	P/V	N	С
MULT	MLT ww	11 101 101 01 ww1 100				S/D				2	17	wwHr×wwLr-+wwg		•	•	•	•	
NEGATE	NEG	11 101 101 01 000 100						S/D		2	6	0−Ar→Ar	1	I	1	V	S	1
OR	OR g	10 110 g				S		D		1	4	Ar+gr→Ar	1	1	R	P	R	R
	OR (HL)	10 110 110	Ì		1		S	D		1	6	Ar+(HL) _w →Ar	1	1	R	P	R	R
	OR m	11 110 110	S		İ	}		D		2	6	Ar+m→Ar	1	1	R	P	R	R
	OD (77 . 1)	(m)	1		s			D		3	14	Ar+(IX+d) _M →Ar	1	1	R	P	R	R
	OR (IX+d)	11 011 101 10 110 110		İ	5			ע		3	14	Art (IA to)m Ar	,	٠	ĸ	ŗ		ı.
	OR (IY+d)	〈 d → 11 111 101			s			D		3	14	Ar+(IY+d) _M →Ar	1	1	R	P	R	R
	OK (II +u)	10 110 110			,						"	14 (41 (47)	.	•		•	••	•
		〈 d 〉	}	ļ <u> </u>	<u> </u>	<u> </u>							 				_	
SUB	SUB g	10 010 g				S	_	D		1	4	Ar-gr→Ar	1	1	1	V	S	I
	SUB (HL)	10 010 110			l		S	D		1	6	Ar-(HL) _M →Ar	1	1	1	V	S	I
	SUB m	11 010 110 (m)	S					D		2	6	Ar-m→Ar	1	1	1	V	S	1
	SUB (IX+d)	11 011 101			s			D		3	14	Ar-(IX+d) _M →Ar	1	1	1	v	s	ì
	SOD (IX TU)	10 010 110			١			_			· .	,	1					
		< d >	1															
	SUB (IY+d)	11 111 101	1	1	s	1		D		3	14	Ar-(IY+d) _N →Ar	1	1	I	V	S	1
		10 010 110																
		< d >											 					
SUBC	SBC A.g	10 011 g			1	S		D		1	4	Ar-gr-c→Ar	1	1	1	٧	S	1
	SBC A,(HL)	10 011 110					S	D		1	6	Ar-(HL) _M -c→Ar	1	1	I	V	S	1
	SBC A,m	11 011 110 < m >	S					D		2	6	Ar-m-c→Ar	'	٠	1	۲		•
	SBC A,(IX+d)	11 011 101	l	l	S			D		3	14	Ar-(IX+d) _M -c→Ar	1	1	1	V	S	I
		10 011 110		ŀ							ĺ							
		< d >			١.	ĺ		_			١,,	A. (TV (-4) A.	1	1	,	v	s	,
	SBC A,(IY+d)	11 111 101			S			D		3	14	Ar-(IY+d) _M -c→Ar	1	1	ı	٧	э	1
		10 011 110 〈 d 〉											1					
TEST	TST g	11 101 101	 			S				2	7	Ar·gr	1	1	S	P	R	R
	mom (***)	00 g 100					s			2	10	Ar·(HL) _M	1	1	s	P	R	R
	TST (HL)	11 101 101 00 110 100					3			2	10	Ar (nL)N	1	•	3	r	ĸ	К
	TST m	11 101 101	s							3	9	Ar∙m	1	1	S	P	R	R
		01 100 100		l	ĺ													
		< m >											L					
XOR	XOR g	10 101 g				S		D		1	4	Ar⊕gr→Ar	1	1	R	P	R	R
	XOR (HL)	10 101 110			İ		S	D		1	6	Ar⊕(HL) _N →Ar	1	1	R	P	R	R
	XOR m	11 101 110	S					D		2	6	Ar⊕m→Ar	1	1	R	P	R	R
	XOR (IX+d)	〈 m 〉 11 011 101			s			D		3	14	Ar⊕(IX+d) _M →Ar	1	1	R	P	R	R
	AUR (IA+0)	10 101 101			3			ט		J	"	THE CITY OF THE	١,	•	п	•	А	K
		⟨ d ⟩		{														
	XOR (IY+d)	11 111 101	1		s	1		D		3	14	Ar⊕(IY+d) _M →Ar	1	1	R	P	R	R
		10 101 110																
		< d >	1			1	1				l	1	1					

(2) Rotate/shift instructions

	l T		T		Α.	ldressi									F	lag		
Operation name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4	2	1	0
·			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	Н	P/V	N	С
Rotate	RLA	00 010 111	1		ł			S/D		1	3	-0-077777		•	R	٠	R	1
and	RL g	11 001 011	1	1		S/D				2	7	C b7	1	1	R	P	R	ı
Shift		00 010 g	1							_			١.		_	_		
Data	RL (HL)	11 001 011]				S/D			2	13		1	ı	R	P	R	1
	DI (197 - 1)	00 010 110			S/D					4	19		1	ı	R	P	R	1
	RL (IX+d)	11 011 101	1		ט/כ					1	19		١.	•	ĸ	r	ĸ	•
		11 001 011 〈 d 〉					'						ĺ					
		00 010 110	1		ŀ								1					
	RL (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	1
	KL (II Tu)	11 001 011			3,0	ĺ				'	1.5		١.	•		•		•
		⟨ d ⟩	l										1					
		00 010 110	1	1									ĺ					
	RLCA	00 000 111	1					S/D		1	3				R		R	1
	RLC g	11 001 011				S/D		0,2		2	7	Call In the	1	1	R	P	R	1
		00 000 g	ĺ			0,2				-		-				-		
	RLC (HL)	11 001 011	1				S/D			2	13		ı	1	R	P	R	1
	1120 (112)	00 000 110					0,0											
	RLC (IX+d)	11 011 101	1		S/D					4	19		1	1	R	P	R	1
		11 001 011											ĺ					
		< d >											l					
		00 000 110	ļ										ĺ					
	RLC (IY+d)	11 111 101			S/D					4	19		1	1	R	P	R	1
		11 001 011	1				1						ĺ					-
		< d >	ł									DAT AT	ĺ					
		00 000 110										ПППП ОНОМ	l					
	RLD	11 101 101	ł					S/D		2	16	67 60	1	ī	R	P	R	•
		01 101 111									_				_		_	
	RRA	00 011 111						S/D		1	3	4	1:	:	R	:	R	1
	RR g	11 001 011				S/D				2	7	67 ───── 60 C	1	Ţ	R	P	R	1
	()	00 011 g					0/2						١.					
	RR (HL)	11 001 011					S/D			2	13		1	1	R	P	R	1
	DD (IV . 1)	00 011 110	ĺ		S/D					4	19		1	ı	R	P	R	1
	RR (IX+d)	11 011 101 11 001 011	ļ		ט/כ					•	19		١,			r	K.	•
		⟨ d ⟩	1										ĺ					
		00 011 110	1									1						
	RR (IY+d)	11 111 101			S/D					4	19		ı	1	R	P	R	1
	KK (II / U)	11 001 011	l		3,5					·			1	•	••	•	••	
		(d)	1															ļ
		00 011 110																
	RRCA	00 001 111	1		-			S/D		1	3				R		R	1
	RRC g	11 001 011			1	S/D				2	7		ı	1	R	P	R	1
		00 001 g	l															1
	RRC (HL)	11 001 011	l				S/D			2	13		1	1	R	P	R	1
		00 001 110	Í															
	RRC (IX+d)	11 011 101	1		S/D					4	19		1	1	R	P	R	1
		11 001 011											ĺ					
		< d >	1		1													ļ
		00 001 110	1										ĺ					
	RRC (IY+d)	11 111 101			S/D					4	19	1	ı	1	R	P	R	1
		11 001 011											ĺ					
		< d >											ĺ					
		00 001 110	1		l		l	1					l					- 1

Operation					Α.	ddressi									F	lag		
name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4	2	1	0
nanc			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	Н	P/V	N	С
Rotate	RRD '	11 101 101						S/D		2	16	A	1	1	R	P	R	•
and		01 100 111	1			ł	1		İ			67						
Shift	SLA g	11 001 011				S/D				2	7	CHINA CHINA	1	1	R	P	R	1
Data	_	00 100 g	1									مستتسم						
	SLA (HL)	11 001 011			l		S/D			2	13	6- 01111111111111 -•	1	1	R	P	R	1
		00 100 110																
	SLA (IX+d)	11 011 101			S/D					4	19		1	1	ĸ	P	R	1
		11 001 011																
		< d >					1											
		00 100 110					1		ł			1						
	SLA (IY+d)	11 111 101			S/D					4	19		1	I	R	P	R	I
		11 001 011	1															
	1	< d >																
	l	00 100 110									_					_		
	SRA g	11 001 011				S/D				2	7	ار ^ا ئىسسىگەن	1	1	R	P	R	1
	CDA (III.)	00 101 g	1				S/D	i			13	b7 b0 €	١.		R	P	R	
	SRA (HL)	11 001 011 00 101 110					ט/ט			2	13		1	I	К	r	ĸ	1
	SRA (IX+d)	11 011 101	1		S/D					4	19		1	ı	R	P	D	1
	SKA (IA+0)	11 001 011			3/0					4	19		١,	٠	ĸ	r	ĸ	•
		< d >	l															
		00 101 110	1															
	SRA (IY+d)	11 111 101			S/D					4	19		ı	1	R	P	D	,
	SKA (II Tu)	11 001 011			3/10					,	13		١.	•	K	•	K	•
		⟨ d ⟩																
		00 101 110																
	SRL g	11 001 011				S/D				2	7	~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~	1	1	R	P	R	1
	OKE g	00 111 g				3,5				-	i i	• -[]]]]] -[]	١.	•	•	•	••	•
	SRL (HL)	11 001 011					S/D			2	3		1	1	R	P	R	1
	Old (III)	00 111 110					0,2			•			1			-		•
	SRL (IX+d)	11 011 101			S/D					4	19		1	1	R	P	R	1
		11 001 011				ł	1											
		< d >					1	ŀ										
		00 111 110					1											
	SRL (IY+d)	11 111 101			S/D		1	1	1	4	19	1	1	1	R	P	R	1
		11 001 011			1													
		< d >				l												
		00 111 110	1		1	l	l	ĺ	l			1						

(3) Bit manipulation instructions

0	I				Α.	ddressi						l			F	ag		
Operation name	MNEMONICS	OP code					ing			Bytes	States	Operation	7	6	4	2	1	0
- Indiana			IMMED	EXT	IND	REG	REGI	IMP	REL			İ	S	2	Н	P/V	N	C
Bit Set	SET b,g	11 001 011				S/D				2	7	l→b·gr		•	•	•	•	•
		11 b g				İ						\	1					
	SET b,(HL)	11 001 011	1				S/D			2	13	1→b·(HL) _m	1.	٠	٠	•	•	•
		11 b 110			1								1					
	SET b, (IX+d)	11 011 101			S/D				-	4	19	1→b·(IX+d) _m		٠	٠	٠	٠	٠
		11 001 011					İ					ł	1					
		< d >	1													,		
		11 b 110											1					
	SET b,(IY+d)	11 111 101			S/D	ļ				4	19	1→b·(IY+d) _M	•	٠	•	•	•	•
		11 001 011			1		l						1					
		< d >											1					
		11 b 110																
Bit Reset	RES b,g	11 001 011				S/D				2	7	0→b·gr	1.	•	•	•		•
		10 b g										İ	1					
	RES b,(HL)	11 001 011					S/D			2	13	0→b·(HL) _M		٠	٠	•	٠	•
		10 Ъ 110				l							1					
	RES b,(IX+d)	11 011 101			S/D					4	19	0→b·(IX+d) _m ·	•	٠	٠	•	•	٠
		11 001 011											1					
		< d >											1					
		10 b 110				İ							1					
	RES b,(IY+d)	11 111 101			S/D	İ				4	19	0→b·(IY+d) _m	1.	٠	٠	•	٠	٠
	i	11 001 011											1					
		< d >											1					
		10 Ъ 110	1															
Bit Test	BIT b,g	11 001 011				S				2	6	b·gr →z	X	1	S	х	R	•
	_	01 b g				İ						_	1					
	BIT b,(HL)	11 001 011					S			2	9	b·(HL)_M→ z	x	1	S	X	R	٠
		01 Ъ 110											1					
	BIT b,(IX+d)	11 011 101			S	1				4	15	$b \cdot (IX + d)_{M} \rightarrow z$	X	1	S	Х	R	•
		11 001 011											1					
		< d >	1									}	1					
		01 b 110																
	BIT b,(IY+d)	11 111 101			S					4	15	b·(IY+d) _M →z	X	ı		X	R	٠
		11 001 011																
		< d >																
		01 Ь 110					1					1	1					

(4) Arithmetic instructions (16 bits)

			1										1		F	lag		
Operation name	MNEMONICS	OP code	ĺ		A	ddress	ing			Bytes	States	Operation	7	6	4	2	1	0
Hanne			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	Н	P/V	N	С
ADD	ADD HL,ww	00 ww1 001				S		D		1	7	HL _a +ww _a →HL _a	T -	•	х	•	R	1
	ADD IX,xx	11 011 101				S		D		2	10	IX _R +xx _R →IX _R	.		X		R	1
	ł	00 xx1 001	1			1							1					
	ADD IY,yy	11 111 101				S	1	D		2	10	IY _R +yy _R →IY _R	١.	٠	X		R	1
		00 yyl 001				1			ļ				1					
ADC	ADC HL,ww	11 101 101				S		D		2	10	HL _a +ww _a +c→HL _a	1	1	X	v	R	1
		01 ww1 010	1 .			1	1				l		1					
DEC	DEC ww	00 ww1 011				S/D				1	4	ww _k -1→ww _k	1.				•	
	DEC IX	11 011 101						S/D		2	7	IX _a -1→IX _a	.					
		00 101 011											ļ					
	DEC IY	11 111 101				}	1	S/D		2	7	IY _R -1→IY _R	1 .		٠		٠	•
		00 101 011											1					
INC	INC ww	00 ww0 011				S/D				1	4	ww _a +1→ww _a			•		•	
	INC IX	11 011 101						S/D		2	7	IX _R +1→IX _R					•	
		00 100 011					1						1					
	INC IY	11 111 101				1		S/D		2	7	IY _R +1→IY _R	1 .	•	•	•	•	•
		00 100 011											1					
SBC	SBC HL.ww	11 101 101				S		D		2	10	HLR- wwg-c-HL	1	1	X	V	S	1
		01 ww0 010				-	1			-			1					

2. Data Transfer Instructions

(1) 8-bit transfer instructions

Operation					Δ.	ddressi	na						T			F	lag		
name	MNEMONICS	OP code	IMMED	EXT	IND			Luan	REL	Bytes	States	Operation		7	6	4	2	1	0
Load	LD A,I	11 101 101	IMMED	EXI	עאו	REG	REGI	IMP S/D	KEL	2	6	Ir→Ar	*1	1	<u>z</u>		P/V IEF,		С
8-bit Data	20 8,1	01 010 111				1		ט/ט		'	٠	II→AI	٠.			K	ier,	K	•
	LD A,R	11 101 101				İ		S/D		2	6	Rr→Ar	+1	1	1	R	IEF,	R	
		01 011 111	1			}				_			- 1	٠	•	•	,	••	
	LD A,(BC)	00 001 010					S	D		1	6	(BC) _M →Ar	- 1		•				
	LD A,(DE)	00 011 010	l				S	D		1	6	(DE) _M →Ar	- 1	•			•	٠.	
	LD A,(mn)	00 111 010		S				D		3	12	(mn) _M →Ar	- 1	•	٠	٠	٠	٠	٠
		(n)		}	1			Ì											
	LD I.A	〈 m 〉 11 101 101	1					S/D		2	6	Ar→lr							
	LD I,A	01 000 111			1			ט/ט		'	0	Ar→ir	-	•	•	•	٠	•	•
	LD R,A	11 101 101						S/D		2	6	Ar→Rr							
		01 001 111						-, -		-		***	- 1						
	LD (BC),A	00 000 010					D	s		1	7	Ar→(BC) _M							
	LD (DE),A	00 010 010					D	S		1	7	Ar→(DE) _M	- 1	٠.					
	LD (mn),A	00 110 010		D				S		3	13	Ar→(mn) _M	- 1				•		
		< n >											- {						
		(m)																	
	LD g,g' LD g,(HL)	01 g g' 01 g 110	i			S/D	s			1	4	gr'→gr	- 1	•	•	•	•	•	٠
	LD g,(HL) LD g,m	00 g 110	s			D D	١٥			1 2	6	(HL) _м →gr		•	•	•	•	•	•
	LD g,iii	(m)	3			ש				4	6	m→gr		•	•	•	•	•	•
	LD g,(IX+d)	11 011 101			s	D				3	14	(IX+d) _M →gr	- 1						
	g,(, u,	01 g 110			"	~				Ů		(IA (U)) -gr	-						
		< d >						1					- 1						
	LD g,(IY+d)	11 111 101			s	D		ļ		3	14	(IY+d) _m →gr	- {						
		01 g 110											-						
		< d >	Ì					ĺ					ı						
	LD (HL),m	00 110 110	S				D			2	9	m→(HL) _M		•	٠	٠	•	٠	٠
		< m >			_								-						
	LD (IX+d),m	11 011 101	S		D					4	15	m→(IX+d) _m	-	•	•	•	•	•	•
		00 110 110 〈 d 〉																	
		(m)											- 1						
	LD (IY+d),m	11 111 101	s		D		l			4	15	m→(IY+d) _m							
		00 110 110											1						
		< d >											- 1				ŀ		
		< m >																	
	LD (HL),g	01 110 g				S	D			1	7	gr→(HL) _M		٠	٠	٠	•	•	٠
	LD (IX+d),g	11 011 101			D	S				3	15	gr→(IX+d) _M		•	٠	•	٠	•	٠
		01 110 g					1												
	LD (IY+d),g	〈 d 〉 11 111 101			D	s				3	15	gr→(IY+d) _M							
	m (II : u) g	01 110 g			ر ا	٥				l 3	19	R1→(11+0)W		•	•	•	•	•	•
												1							
		⟨ d ⟩																	

^{*1} No interrupts are sampled at the end of LD A,I or LD A,R instruction.

(2) 16-bit transfer instructions

Load	MNEMONICS	OP code	1		2 20	dressi												
			TA ALCO	EXT	IND			IMP	REL	Bytes	States	Operation	7 S	6 Z	4	2 P/V	1 N	0 C
	LD ww.mn	00 ww0 001	IMMED S	EXI	מאז	REG D	REGI	IMP	KEL	3	9	mn→ww _R	+-		- H	P/V	N	
	LD ww,mn) >			ע	1			3	9	nın→ww _a	1.	·	·	٠	•	•
16-bit Data		(n)			ł	l												
		〈 m 〉			Ì						٠.		1					
1	LD IX,mn	11 011 101	S	}		1		D		4	12	mn→IX _R	1	٠	٠	•	٠	•
- 1	*	00 100 001 〈 n 〉	i						}			1						
1		(m)	1	ĺ									1					
	LD IY,mn	11 111 101	s					D		4	12	mn→IY _R	١.					
l	LD 11,IIII	00 100 001	"					,	1	,	12	1111 -111						
- 1		⟨ n ⟩	Į.		ļ								1					
		(m)																
	LD SP.HL	11 111 001	1		l	1		S/D		1	4	HL _* →SP _*	١.					
1	LD SP,IX	11 011 101						S/D		2	i	IX ₈ →SP ₈	١.					
	20 01,11	11 111 001	ŀ					0,2		-								
1	LD SP.IY	11 111 101	i			ŀ		S/D		2	7	IY _R →SP _R	١.					
	20 01,11	11 111 001						0,2			· ·		1					
1	LD ww.(mn)	11 101 101	1	s		D			ĺ	4	18	(mn+1) _M →wwHr	١.					
	DD "", (IIII)	01 ww1 011	1	"	l	~						(mn) _N →wwLr	1					
- 1		< n >	1				ĺ					,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	1					
1		(m)		ļ					ĺ			1	1					
i	LD HL,(mn)	00 101 010		s	1			D		3	15	(nm+1)µ→1lr	١.					
1	DD 11D, (IIII)	(n)	1	١				"				(mn) →Lr	1					
		(m)							l				1					
	LD IX,(mn)	11 011 101	1	s				D		4	18	(mn+1)m→lXHr	١.					
	LD IX,(IIII)	00 101 010		,				"		'		(mn) _M →IXLr						
		(n)										(IIII) H TALL						
		(m)		1	1	1	1		ì '			1	1					
	LD IY,(mn)	11 111 101		s				D		4	18	(mn+1) _M →IYHr	١.					
1	LD 11,(IIII)	00 101 010	1	3		i		,		'	10	(mn) → IYLr	İ					
1		(#)	1										1					
I		(m)	1		1								1					
- 1	LD (mn),ww	11 101 101		D		s				4	19	wwHr→(mn+1) _M	١.					
	,,	01 ww0 011	i	-		_						wwLr→(mn) _m						
- 1		(n)	1										1					
		(m)	1						1			1	1					
ŀ	LD (mn),HL	00 100 010	1	D		İ	1	s		3	16	Hr→(mn+1) _M						
	,	(n)	1									Lr→(mn) _M						
		(m)	İ]	ł					
	LD (mn),IX	11 011 101	i	D		1		s		4	19	IXHr→(mn+1) _M	.					
1		00 100 010	1									IXLr→(mn) _M						
		< n >																
		< m >																
	LD (mn),IY	11 111 101	1	D				s		4	19	IYHr→(mn+1) _M	1.					
		00 100 010			ł	l						IYLr→(mn) _M						
		(n)							ĺ			1						
		< m >	1															

(3) Block transfer instructions

Operation			Γ		Λ.	ddressi									F	lag		
name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4	2	1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL				S	Z	Н	P/V	N	C
Block Transfer Search Data	CPD	11 101 101 10 101 001					s	s		2	12	$Ar - (HL)_{M}$ $BC_{R} - 1 \rightarrow BC_{R}$ $HL_{R} - 1 \rightarrow HL_{R}$	ı	*3 !	1	*2 ! *2	S	
Data	CPDR	11 101 101 10 111 001					S	S.		2	14 12	$\begin{array}{l} \operatorname{HL}_{n}-1\rightarrow\operatorname{HL}_{n} \\ \operatorname{BC}_{n}\neq0 \operatorname{Ar}\neq(\operatorname{HL})_{m} \\ \operatorname{BC}_{n}=0 \operatorname{or} \operatorname{Ar}=(\operatorname{HL})_{m} \\ \operatorname{Q} \left[\operatorname{BC}_{n}-1\rightarrow\operatorname{BC}_{n} \\ \operatorname{HL}_{n}-1\rightarrow\operatorname{HL}_{n} \right] \end{array}$ Repeat Q until	1	1	İ	1	S	•
	CPI	11 101 101 10 100 001					s	s		2	12	Ar= $(HL)_M$ or $BC_R=0$ Ar= $(HL)_M$ $BC_R=1\rightarrow BC_R$	ı	*3 !	1	*2 !	s	
	CPIR	11 101 101 10 110 001					S	s		2	14 12	$HL_R+1 \rightarrow HL_R$ $BC_n \neq 0$ $Ar \neq (HL)_M$ $BC_n = 0$ or $Ar = (HL)_M$	ı	*3 [I	*2 1	s	
												$Q \begin{cases} Ar - (HL)_{M} \\ BC_{R} - 1 \rightarrow BC_{R} \\ HL_{M} + 1 \rightarrow HL_{M} \end{cases}$ Repeat Q until $Ar = (HL)_{M} \text{ or } BC_{R} = 0$				*2		
	LDD	11 101 101 10 101 000					S/D			2	12	$(HL)_{M} \rightarrow (DE)_{M}$ $BC_{R} - 1 \rightarrow BC_{R}$ $DE_{R} - 1 \rightarrow DE_{R}$ $HL_{R} - 1 \rightarrow HL_{R}$	•	٠	R	I	R	٠
	LDDR	11 101 101 10 111 000					S/D				14 (BC _R ≠0) 12 (BC _R =0)	$Q \begin{cases} (HL)_{M} \rightarrow (DE)_{M} \\ BC_{R} - 1 \rightarrow BC_{R} \\ DE_{R} - 1 \rightarrow DE_{R} \\ HL_{R} - 1 \rightarrow HL_{R} \end{cases}$ Repeat Q until $BC_{R} = 0$	•		R	R *2	R	٠
	LDI	11 101 101 10 100 000					S/D		:	2	12	$DL_{R} = 0$ $(HL)_{M} \rightarrow (DE)_{M}$ $BC_{R} - 1 \rightarrow BC_{R}$ $DE_{R} + 1 \rightarrow DE_{R}$ $HL_{R} + 1 \rightarrow HL_{R}$	•	•	R	ī	R	٠
	LDIR	11 101 101 10 110 000					S/D			2	14 (BC _R ± 0) 12 (BC _R = 0)	((HL) _M →(DE) _M	•		R	R	R	•

*2 P/V = 0 : BC_R - 1 = 0 P/V = 1 : BC_R - 1 ≠ 0 *3 Z = 1 : Ar = (HL)_M Z = 0 : Ar ≠ (HL)_M

(4) Stack/exchange instructions

Operation			1		Δ.	dressi	in.c								F	lag		
name	MNEMONICS	OP code		num						Bytes	States	Operation	7			2		
			IMMED	EXT	IND	REG	REGI	IMP	REL				15	2	Н	P/V	N	
PUSH	PUSH zz	11 zz0 101				S		D		1	11	zzLr→(SP-2) _M	•	٠	٠	•	•	
												zzHr→(SP-1) _M						
	1								1			SP _R -2→SP _R						
	PUSH IX	11 011 101						S/D		2	14	lXLr→(SP-2) _M		•	•	٠	٠	
		11 100 101			İ							IXHr→(SP-1) _M						
			1 1									SP _R -2→SP _R	1					
	PUSH IY	11 111 101						S/D		2	14	IYLr→(SP-2) _M	.	٠	•	•	٠	
		11 100 101						1				IYHr→(SP-1) _M						
		<u> </u>	L									SP _R -2→SP _R						_
POP	POP zz	11 zz0 001				D		S		1	9	(SP+1) _M →zzHr +4		•	٠	٠	٠	
												(SP) _M →zzLr						
												SP _a +2→SP _a	1					
	POP IX	11 011 101						S/D		2	12	(SP+1) _M →IXHr	١.	•	٠	٠	٠	
		11 100 001										(SP) _m →IXLr						
		ĺ	1 1									SP _R +2→SP _R						
	POP IY	11 111 101						S/D		2	12	(SP+1) _M →IYHr	1.	•	٠	٠	٠	
		11 100 001										(SP) _M →lYLr						
												SP _R +2→SP _R						
Exchange	EX AF,AF	00 001 000						S/D		1	4	ΛF _K ↔ΛF _K ′			•	•		
	EX DE,HL	11 101 011						S/D		1	3	DE _R ⊷HL _R	1 .		٠	•		
	EXX	11 011 001						S/D		1	3	BC _R →BC _R ′		٠	٠	٠	٠	
												DE _R →DE _R ′	1					
							İ					HL _K ··IIL _K ′	1					
	EX (SP),HL	11 100 011						S/D		1	16	Hr⊷(SP+1) _M	1.					
												Lr⊷(SP) _M						
	EX (SP),IX	11 011 101						S/D		2	19	IXHr → (SP+1) H		•				
		11 100 011										IXLr⊷(SP) _M						
	EX (SP),IY	11 111 101						S/D		2	19	IYHr⊷(SP+1) _M	1.	•	٠		٠	
		11 100 011										IYLr→(SP) _M						

^{*4} POP AF writes the stack contents to the flag.

3. Program Control Instructions

Operation					A	ldressi	nσ									lag		
name	MNEMONICS	OP code								Bytes	States	Operation	7	6	4		1	0
Call	CALL mn	11 001 101 < n >	IMMED	EXT D	IND	REG	REGI	IMP	REL	3	16	PCHr→(SP-1) _M PCLr→(SP-2) _M	<u>S</u>			P/V ·	N ·	<u> </u>
	CALL f.mn	〈 m 〉		D						3	6 (f : false)	mn→PC _R SP _R -2→SP _R continue: f is false						
	CALL I,min	⟨ n ⟩ ⟨ m >		D						3	16 (f : true)	CALL mn : f is true	'	•	•	•	•	•
Jump	DJNZ j	00 010 000 〈j-2〉		·					D	2 2	9 (Br≠0) 7 (Br=0)	$Br-1\rightarrow Br$ continue: Br=0 $PC_R+j\rightarrow PC_R: Br\neq 0$		•	•	•	•	•
	JP f,mn	11 f 010 < n > < m >		D						3 3	6 (f : false) 9 (f : true)	mn→PC _R : f is true continue: f is false				٠	٠	•
	JP mn	11 000 011 〈 n 〉		D						3	9	mn→PC _R				•	٠	٠
	JP (HL)	〈 m 〉 11 101 001					D			1	3	HL _R →PC _R	Í					
	JP (IX)	11 01 001 11 011 101 11 101 001					D			2	6	IX _R →PC _R	.		•	•		
	JP (IY)	11 111 101					D			2	6	IY _R →PC _R						
	JR j	11 101 001 00 011 000							D	2	8	$PC_R + j \rightarrow PC_R$		•				
	JR C,j	(j-2) 00 111 000							D	2	6	continue : C=0						
		⟨j-2⟩								2	8	$PC_R+j\rightarrow PC_R: C=1$						
	JR NC.j	00 110 000 〈j-2〉							D	2 2	6 8	continue : C=1 PC _R +j→PC _R : C=0		٠	•	٠	٠	•
	JR Z,j	00 101 000							D	2	6	continue : Z=0	١.					
	3	(j-2)								2	8	$PC_R + j \rightarrow PC_R : Z = 1$						
	JR NZ,j	00 100 000 <j-2></j-2>							D	2 2	6 8	continue: $Z=1$ $PC_R+j\rightarrow PC_R: Z=0$	1.	•	•	•	٠	٠
Return	RET	11 001 001						D		1	9	(SP) _M →PCLr	+-				-	
												(SP+1) _M →PCHr SP _H +2→SP _H						
	RET f	11 f 000							D	1	5 (f: false)	continue : f is false	1.					
									_	1	10 (f : true)	RET : f is true						
	RETI	11 101 101 01 001 101						D		2	22	(SP) _M →PCLr (SP+1) _M →PCHr	.	٠		•	٠	
								_				SP _R +2→SP _R						
	RETN	11 101 101 01 000 101						D		2	12	$(SP)_M \rightarrow PCLr$ $(SP+1)_M \rightarrow PCHr$ $SP_R+2 \rightarrow SP_R$		•	•	•	•	•
Restart	RST v	11 111						D		1	11	IEF ₂ →IEF ₁ PCHr→(SP-1) _M	+-					
restart	KOIV	11 v 111						ט		1	11	PCLr→(SP-2) _M 0→PCHr		٠	•	•	•	•
												v→PCLr						
												SP _R 2-•SP _R	1					

4. I/O Instructions

Operation					Δ.	ddressi	nor								F	ag		
name	MNEMONICS	OP code	11 (1 (1) (1)	D.V.M.						Bytes	States	Operation	7	6	4	2	1	0
INPUT	IN A,(m)	11 011 011	IMMED	EXT	IND	REG	REGI	IMP D	I/O S	2	9	(Am) ₁ →Ar	S .	<u>z</u>	<u>н</u>	P/V	·	<u> </u>
	IN g,(C)	〈 m 〉 11 101 101				D			s	2	9	$m \rightarrow A_0 \sim A_7$ $Ar \rightarrow A_0 \sim A_{15}$ $(BC)_1 \rightarrow gr$						
		01 g 000										g=110: Only the flags will change. Cr→A ₀ ~A ₇ Br→A ₈ ~A ₁₅		Ī	ĸ	P	ĸ	٠
	INO g,(m)	11 101 101 00 g 000 < m >				D			S	3	12	$(00m)_x \rightarrow gr$ g = 110: Only the flags will change. $m \rightarrow A_o \sim A_r$ $00 \rightarrow A_a \sim A_{15}$	1	*5	R	P	R *6	٠
	IND	11 101 101 10 101 010					D		s	2	12	$(BC)_1 \rightarrow (HL)_M$ $HL_R - 1 \rightarrow HL_R$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_0 \sim A_7$	х	1	х	х	1	х
	INDR	11 101 101 10 111 010					D		S	2	14(Br≠0) 12(Br=0)	$ Br \rightarrow A_{s} \sim A_{1s} $ $ Q$ $ Q$ $ HL_{s} - 1 \rightarrow HL_{s}$ $ Br - 1 \rightarrow Br $ $ Repeat Q until $ $ Br = 0 $ $ Cr \rightarrow A_{s} \sim A_{r}$ $ Br \rightarrow A_{s} \sim A_{1s} $	x		х	X		X
	INI	11 101 101 10 100 010					D		S	2	12	$(BC)_{1} \rightarrow (HL)_{M}$ $HL_{R} + 1 \rightarrow HL_{R}$ $Br - 1 \rightarrow Br$ $Cr \rightarrow A_{0} \sim A_{7}$ $Br \rightarrow A_{R} \sim A_{15}$	x	*5 I	X	X	*6 !	X
	INIR	11 101 101 10 110 010					D		S	2	14(Br≠0) 12(Br=0)	$\begin{array}{c} Q \\ (BC)_1 \rightarrow (HL)_M \\ HL_8 + 1 \rightarrow HL_8 \\ Br - 1 \rightarrow Br \\ Repeat \ Q \ until \\ Br = 0 \\ Cr \rightarrow A_5 \sim A_7 \\ Br \rightarrow A_8 \sim A_{15} \end{array}$	X	S	Х	X	1	X

*5 Z = 1 : Br - 1 = 0 Z = 0 : Br - 1 ≠ 0 *6 N = 1 : MSB of Data = 1 N = 0 : MSB of Data = 0

Operation					Ac	ldressi	ng									ag		
name	MNEMONICS	OP code	IMMED	EXT		REG		IMP	1/0	Bytes	States	Operation	7 S	6 Z	4	2 P/V	1 N	0 C
OUTPUT	OUT (m),A	11 010 011	IMMED	EAI	IND	KEG	REGI	S	D D	2	10	Ar→(Am),		<u>.</u>		F/V	- IN	<u> </u>
001101	OUT (III),X	(m)						3	b	'	10	m→A₀~A₁	1					
		` /										Ar→A _s ~A _{is}	1					
1	OUT (C),g	11 101 101	Ì			S			D	2	10	gr→(BC) _i	١.					
		01 g 001	İ									Cr→A ₀ ~A ₇						
												Br→A _s ~A ₁₅						
	OUT0 (m),g	11 101 101				S			D	3	13	gr→(00m) ₁	•	٠	٠	٠	٠	٠
		00 g 001										$m \rightarrow A_0 \sim A_7$						
		< m >	'									00→A ₈ ~A ₁₅	١.	* 7		_	*8	
	OTDM	11 101 101					S		D	2	14	(HL) _M →(00C) ₁	1	1	1	P	I	I
		10 001 011										HL _R -1→HL _R						
												Cr−1→Cr Br−1→Br						
												Cr→A₀~A ₇						
												00→A _a ~A ₁₅	ļ				*8	
	OTDMR	11 101 101					s		D	2	16(Br ≠ 0)	(HL) _M →(00C) ₁	R	S	R	S		R
		10 011 011							_	_	14(Br=0)	111 1 .111						
												Q Cr-1→Cr						
												Br-1→Br	ľ					
												Repeat Q until	ŀ					
												Br=0						
												Cr→A ₀ ~A ₇						
									_			00→A ₆ ~A ₁₅	l	_			*8	
	OTDR	11 101 101					S		D	2	14(Br ≠ 0)	(HL) _M →(BC) ₁	. X	S	Х	Х	I	Х
		10 111 011									12(Br=0)	Q HL ₂ -1→HL ₂	1					
												Br-1→Br Repeat Q until	İ					
												Repeat Q until						
												Cr→A₀~A₁						
												Br→A _s ~A _{is}		* 7			*8	
	OUTI	11 101 101					s		D	2	12,	(HL) _M →(BC),	x		х	х		х
	•••••	10 100 011					Ů		-	_		HL _R +1→HL _R		•	-	•	•	-
												Br-1→Br						
												$Cr \rightarrow A_0 \sim A_7$						
			1									Br→A _s ~A ₁₅	1				*8	
	OTIR	11 101 101					S		D	2	14(Br≠0)	(HL) _M →(BC) ₁	X	S	X	Х	1	Х
		10 110 011									12(Br=0)	Q ḤL _R +1→HL _R	1					
												Br-1→Br						
												Repeat Q until Br=0						
												Br=0 Cr→A₀~A₁						
		l										Br→A, ~A ₁₅	1					
	TSTIO m	11 101 101	s						s	3	12	(00C) ₁ · m	1	1	S	P	R	R
		01 110 100	-						-	-		Cr→A ₀ ~A ₇						
		< m >										00→A ₈ ~A ₁₅	1	* 7			*8	
	OTIM	11 101 101					S		D	2	14	(HL) _M →(00C) ₁	1	1	1	P	1	1
		10 000 011										$HL_R+1 \rightarrow HL_R$						
												Cr+1→Cr						
												Br-1→Br						
												Cr→A ₀ ~A ₇						
							_		_			00→A ₈ ~A ₁₅	_	_	_	_	*8	_
	OTIMR	11 101 101					S		D	2	16(Br≠0)	(HL) _M →(00C) ₁	R	S	R	S	1	R
		10 010 011									14(Br=0)	Q HL _R +1→HL _R						
												Cr+1→Cr Br-1→Br						
												(Br-1→Br Repeat Q until						
												Br=0						
												Cr→A₀~A₁						
												00→A ₈ ~A ₁₅		* 7			• 8	
	OUTD	11 101 101					s		D	2	12	(HL) _M →(BC) ₁	X	1	Х	Х	1	Х
		10 101 011										HL _R -1→HL _R	1					
												Br-1→Br						
												Cr→A₀~A₁						
										1		Br→A _s ~A ₁₅	1					

*7 Z = 1 : Br -1 = 0 Z = 0 : Br $-1 \neq 0$ *8 N = 1 : MSB of Data = 1 N = 0 : MSB of Data = 0

5. Special Control Instructions

•		Ì				dressi							- 1			F	ag		
Operation name	MNEMONICS	OP code		nva				11.40	200	Bytes	States	Operation		7	6	4		1	0
			IMMED	EXT	IND	REG	REGI	IMP	REL							н	P/V		<u></u> C
Special Function	DAA	00 100 111						S/D		1	4	Decimal Adjust Accumulator		1	I	1	P	•	1
Carry	CCF	00 111 111								1	3	C→C			•	R		R	1
Control	SCF	00 110 111								1	3	1→C	İ			R		R	S
CPU	DI	11 110 011								1	3	·, ·,	* 9		•	•	•	•	•
Control	EI	11 111 011								1	3		* 9	٠	٠	٠	•	٠	٠
	HALT	01 110 110			ĺ		1			1	3	CPU halted	- 1	٠	٠	٠	٠	٠	•
	IM 0	11 101 101 01 000 110								2	6	Interrupt mode 0		•	•	٠	٠	٠	٠
	IM 1	11 101 101		1		1	l			2	6	Interrupt							
		01 010 110		1		}	1				•	mode 1							
	IM 2	11 101 101	İ			}				2	6	Interrupt							
		01 011 110			ĺ	l						mode 2							
	NOP	00 000 000		1						1	3	No operation							
	SLP	11 101 101		1	1					2	8	Sleep		•	•	٠	٠	٠	•
		01 110 110)		ļ														
			1		Ì														
		1					ĺ												
					ļ				}										
													- 1						
		}	1		1														
				1															

^{*9} No interrupts are sampled at the end of a DI or EI instruction.

B. Alphabetical List of Instructions

MNEMONICS	Bytes	Machine Cycles	States
ADC A, m	2	2	6
ADC A, g	1	2	4
ADC A, (HL)	1	2	6
ADC A, $(IX+d)$	3	6	14
ADC A, (IY+d)	3	6	14
ADD A, m	2	2	6
ADD A, g	1	2	4
ADD A, (HL)	1	2	6
ADD A, $(IX+d)$	3	6	14
ADD A, $(IY+d)$	3	6	14
ADC HL, ww	2	6	10
ADD HL, ww	1	5	7
ADD IX, xx	2	6	10
ADD IY, yy	2	6	10
AND m	2	2	6
AND g	1	2	4
AND (HL)	1	2	6
AND (IX+d)	3	6	14
AND (IY+d)	3	6	14
BIT b, (HL)	2	3	9
BIT b, $(IX+d)$	4	5	15
BIT b, $(IY+d)$	4	5	15
BIT b, g	2	2	6
CALL f, mn	3	2	6
			(If condition is false)
	3	6	16
			(If condition is true)
CALL mn	3	6	16
CCF	1	1	3
CPD	2	6	12
CPDR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)
	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP(HL)	1	2	6
CPI	2	6	12
CPIR	2	8	14
			(If $BC_R \neq 0$ and $Ar \neq (HL)_M$)

MNEMONICS	Bytes	Machine Cycles	States
CPIR	2	6	12
			(If $BC_R = 0$ or $Ar = (HL)_M$)
CP (IX+d)	3	6	14
CP (IY+d)	3	6	14
CPL	1	1	3
CP m	2	2	6
CP g	1	2	4
DAA	1	2	4
DEC (HL)	1	4	10
DEC IX	2	3	7
DEC IY	2	3	7
DEC (IX+d)	3	8	18
DEC (IY+d)	3	8	18
DEC g	1	2	4
DEC ww	1	2	4
DI	1	1	3
DJNZ j	2	5	9(If Br≠0)
	2	3	7(If Br=0)
EI	1	1	3
EX AF, AF'	1	2	4
EX DE, HL	1	1	3
EX (SP), HL	1	6	16
EX (SP), IX	2	7	19
EX (SP), IY	2	7	19
EXX	1	1	3
HALT	1	1	3
IM 0	2	2	6
IM 1	2	2	6
IM 2	2	2	6
INC g	1	2	4
INC (HL)	1	4	10
INC (IX+d)	3	8	18
INC (IY+d)	3	8	18
INC ww	1	2	4
INC IX	2	3	7
INC IY	2	3	7
IN A, (m)	2	3	9
IN g, (C)	2	3	9
INI	2	4	12
INIR	2	6	14(If Br / 0)

INIR	MNEMONICS	Bytes	Machine Cycles	States
INDR	INIR	2	4	12(If Br=0)
Section Sect	IND	2	4	12
INO g, (m) 3	INDR	2	6	14(If Br≠0)
JP f, mn 3 2 6 (If f is false) 3 3 9 (If f is true) JP (HL) 1 1 1 3 JP (IX) 2 2 6 JP (IY) 2 2 6 JP (IY) 2 2 6 JP (IT) 2 4 8 JR C, j 2 4 8 JR C, j 2 6 (If condition is false) 2 4 8 (If condition is true) JR NC, j 2 2 6 (If condition is true)		2	4	12(If Br=0)
Section Sect	IN0 g, (m)	3	4	12
JP (HL)	JP f, mn	3	2	6
JP (HL)				(If f is false)
JP (HL)		3	3	9
JP (IX) 2 2 6 JP (IY) 2 2 6 JP mn 3 3 9 JR j 2 4 8 JR C, j 2 2 6 Uff condition is false) 2 4 8 Uff condition is true) 6 (If condition is false) JR Z, j 2 2 6 Uff condition is true) 8 (If condition is true) JR NZ, j 2 2 6 Uff condition is true) 6 (If condition is false) 2 4 8 (If condition is true) 6 UD A, (BC) 1 2 6 UD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, (III) 2 6 6 LD A, (III) 2 6 6 LD A, (Rmn) 3 4 12 6 LD A, R 2 2 6 6 LD B, (Rmn) 3 4 12				(If f is true)
JP (IY) 2 2 6 JP mn 3 3 9 JR JR JR JR JR JR JR JR JR JR JR JR JR J	JP (HL)	1	1	3
JP mn 3 3 9 JR j 2 4 8 JR C, j 2 2 6 (If condition is false) 2 4 8 (If condition is true) JR NC, j 2 2 6 (If condition is true) JR Z, j 2 2 6 (If condition is false) 2 4 8 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) LD A, (BC) 1 2 6 (If condition is true) 1 2 </td <td>JP (IX)</td> <td>2</td> <td>2</td> <td>6</td>	JP (IX)	2	2	6
JR j 2 4 8 JR C, j 2 2 6 (If condition is false) JR NC, j 2 2 6 JR NC, j 2 2 6 (If condition is false) 2 4 8 (If condition is true) 6 (If condition is false) JR NZ, j 2 2 6 JR NZ, j 2 2 6 (If condition is true) 1 2 6 (If condition is false) 2 4 8 (If condition is true) 3 6 (If condition is false) 2 4 8 (If condition is false) 2 4 8 (If condition is true) LD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, (III) 2 6 LD A, (III) 3 4 12 LD A, (III) 3 7 LDD 2 4 12	JP (IY)	2	2	6
JR C, j 2 2 6 JR NC, j 2 4 8 JR NC, j 2 2 6 JR NC, j 2 2 6 LD A, (BC) 1 2 4 8 LD A, (IT) 2 2 6 (If condition is true) LD A, (IT) 2 4 8 (If condition is false) LD A, (BC) 1 2 6 (If condition is true) LD A, (IT) 2 6 (IT) 6 (IT) 6 (IT) 1	JP mn	3	3	9
Condition is false Condition Conditi	JR j	2	4	8
Description	JR C, j	2	2	6
JR NC, j 2 2 6 (If condition is true)				(If condition is false)
JR NC, j 2 2 6 JR Z, j 2 4 8 JR Z, j 2 2 6 JR NZ, j 2 2 6 JR NZ, j 2 2 6 JR NZ, j 2 2 6 JR NZ, j 2 2 6 JR NZ, j 2 2 6 JR NZ, j 2 2 6 (If condition is true) 2 8 (If condition is false) 8 (If condition is false) 2 4 8 (If condition is false) 2 4 8 (If condition is false) 4 8 (If condition is false) 2 4 8 (If condition is true) LD A, (BC) 1 2 6 (If condition is false) 2 4 8 (If condition is true) 1 1 1 2 6 (If condition is false) 2 6 (If condition is true) 1 2 6 (If condition is false) 2 6 (If		2	4	8
Condition is false Condition is false Condition is false Condition is false Condition is true Condition is false Condition is false Condition is false Condition is false Condition is false Condition is false Condition is false Condition is false Condition is false Condition is false Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is false				(If condition is true)
Description	JR NC, j	2	2	6
JR Z, j 2 2 6 (If condition is true) 2 4 8 (If condition is false) JR NZ, j 2 2 6 (If condition is true) JR NZ, j 2 2 6 (If condition is true) LD A, (BC) 1 2 6 (If condition is true) LD A, (DE) 1 2 6 LD A, I 2 6 LD A, I 2 6 LD A, I 2 6 LD A, I 2 6 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 12 LD A, I 13 T 14 LDD 15 LD A 15 LD				(If condition is false)
JR Z, j 2 2 6 JR NZ, j 2 4 8 JR NZ, j 2 2 6 Uff condition is true) 2 4 8 Uff condition is false) 2 4 8 Uff condition is true) 1 2 6 LD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, I 2 2 6 LD A, (mn) 3 4 12 LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12		2	4	8
Condition is false Condition is false Condition is false Condition is false Condition is true Condition is false Condition is false Condition is false Condition is false Condition is false Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is true Condition is false Condition is fal				(If condition is true)
Description	JR Z, j	2	2	6
JR NZ, j 2 2 6 (If condition is true) 2 4 8 (If condition is false) LD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, I 2 2 6 LD A, I 2 2 6 LD A, I 3 4 12 LD A, R 2 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12				(If condition is false)
JR NZ, j 2 2 6 LD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, I 2 2 6 LD A, (mn) 3 4 12 LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12		2	4	8
Condition is false Condition is false Condition is false Condition is false Condition is false Condition is true Condition is true Condition is true Condition is true Condition is true Condition is false Condition is				(If condition is true)
Condition Cond	JR NZ, j	2	2	6
LD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, I 2 6 LD A, (mn) 3 4 12 LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12				(If condition is false)
LD A, (BC) 1 2 6 LD A, (DE) 1 2 6 LD A, I 2 2 6 LD A, (mn) 3 4 12 LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12		2	4	8
LD A, (DE) LD A, I LD A, (mn) 3 4 12 LD A, R 2 6 LD (BC), A 1 3 7 LDD 2 1 2 6 6 7 12 12 13 14 12 12 14 15 16 17 18 18 18 18 18 18 18 18 18				(If condition is true)
LD A, (DE) LD A, I LD A, (mn) 3 4 12 LD A, R 2 6 LD (BC), A 1 3 7 LDD 2 1 2 6 6 7 12 12 13 14 12 12 14 15 16 17 18 18 18 18 18 18 18 18 18	LD A, (BC)	1	2	6
LD A, I 2 2 6 LD A, (mn) 3 4 12 LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12	l .	1	2	6
LD A, (mn) 3 4 12 LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12		2	2	6
LD A, R 2 2 6 LD (BC), A 1 3 7 LDD 2 4 12		1		12
LD (BC), A 1 3 7 LDD 2 4 12				
LDD 2 4 12	1	1	1	7
	1	1	1	
1 1 1	LD (DE), A	1	3	7
LD ww, mn 3 9	1			
LD ww, (mn) 4 6 18			1	

LDDR	MNEMONICS	Bytes	Machine Cycles	States
LD (HL), m LD HL, (mn) LD (HL), g LD (HL), g LDI LDI, A LDI LDI, A 2 2 4 LDIR 2 4 122 LDI, A LDIX, mn LD (IX, (mn) LD (X, (mn) LD (X+d), m LD (IX+d), g LD IY, (mn) LD (IY+d), m LD (IY+d), m LD (IY+d), g 3 7 LD (mn), A 3 5 LD (mn), A 3 5 LD (mn), HL 3 6 LD (mn), IX LD (mn), IY LD R, A 2 2 2 6 6 LD SP, HL LD SP, IX DR (MX+d) REG CR g CR G CR g CR G CR g CR G CR CR CR CR CR CR G CR G CR CR G CR G CR CR CR CR CR CR CR CR CR CR CR CR CR	LDDR	2	6	$14 (If BC_R \neq 0)$
LD HL, (mn) LD (HL), g LD (H		2	4	$12 (If BC_R = 0)$
LD (HL), g LDI LDI LDI LDI LDI, A 2 4 LDIR 2 6 LDIR 2 4 LDIR 2 6 14(If BC _π ≠0) 12(If BC _π =0) LD IX, mn 4 4 4 LD IX, (mn) 4 6 LB LD (IX+d), m 4 5 LD (IY+d), m 4 12 LD IY, mn 4 4 LD (IY+d) 6 18 LD (IY+d) 7 15 LD (IY+d) 8 7 15 LD (IY+d) 16 17 18 18 19 10 10 10 10 10 10 10 10 10	LD (HL), m	2	3	9
LDI	LD HL, (mn)	3	5	15
LD I, A LD IX, mn 2 4 LD IX, mn 4 4 4 4 12 LD IX, (mn) 4 LD (IX+d), m 4 LD (IX+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), m 4 LD (IY+d), g 3 7 15 LD (mn), A 3 5 13 LD (mn), A 3 5 13 LD (mn), IX LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD SP, IX LD SP, IX LD SP, IX LD SP, IY 2 3 7 MLT ww 2 6 COR GR 2 6 COR GR 2 6 COR GR 2 6 COR GR 2 6 COR GR 4 COR II	LD (HL), g	1	3	7
LDIR 2 6 14 (If BC _π ≠0) 2 4 12 (If BC _π =0) LD IX, mn 4 4 12 LD IX, (mn) 4 6 18 LD (IX+d), m 4 5 15 LD IY, mn 4 4 12 LD IY, mn 4 6 18 LD (IY+d), m 4 6 18 LD (IY+d), m 4 5 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IX+d), g 3 6 16 LD (IX+d), g 3 6 16 LD (IX+d), g 3 6 14 LD (IX, q), IX 4 7	LDI	2	4	12
LD IX, mn	LD I, A	2	2	6
LD IX, mn LD IX, (mn) LD IX, (mn) 4 6 18 LD (IX+d), m 4 5 LD (IX+d), g 3 7 15 LD IY, mn 4 4 4 12 LD IY, mn 4 4 5 LD IY, mn 4 6 18 LD (IY+d), m 4 5 LD IY, (mn) 4 6 18 LD (IY+d), m 4 5 15 LD (IY+d), g 3 7 15 LD (mn), A 3 5 LD (mn), A 3 5 LD (mn), ww 4 7 19 LD (mn), HL 3 6 16 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (IX+d) 3 6 14 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, HL 1 2 4 LD SP, IX LD SP, IX 2 3 7 MLT ww 2 3 6 10 11 3 17 NEG 2 6 10 11 3 17 NEG 2 6 10 11 11 3 17 NEG 2 6 10 11 11 3 17 NEG 2 6 10 11 11 3 17 NEG 2 6 14 OR (IY+d) 3 6 14 OR m 2 6 14 OR m 2 6 14 OR m 2 6 14 OR m 2 6 14 OR m 2 6 14 OR m 2 6 14 OR m 2 6 OR g 1 2 4 LD SP, IX 4 LD SP, IY 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP, IX 4 LO SP	LDIR	2	6	$14 (If BC_R \neq 0)$
LD IX, (mn) LD (IX+d), m LD (IX+d), m 4 5 LD (IX+d), g 3 7 15 LD IY, mn 4 4 4 12 LD IY, (mn) 4 6 18 LD (IY+d), g 15 LD IY, (mn) 4 6 18 LD (IY+d), m 4 5 15 LD (IY+d), m 4 5 LD (IY+d), g 3 7 15 LD (mn), A 3 5 13 LD (mn), ww 4 7 19 LD (mn), HL 3 6 16 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD R, A 2 2 6 LD g, (IX+d) 1 2 6 LD g, (IY+d) 3 6 14 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 MLT ww 2 3 7 MLT ww 1 1 2 6 NOP 1 1 1 2 6 NOP 1 1 1 2 6 NOP 1 1 1 2 6 NOP 1 1 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR m 2 6 CR g 1 2 6 CR g 1 4 CR m 2 6 CR g 1 4 CR m 2 6 CR G CR m 2 6 CR g 1 4 CR m 2 6 CR g 1 4 CR m 2 6 CR g 1 4 CR m 2 6 CR g 1 4 CR m 2 6 CR g 6 CR g 1 4 CR m 6 CR g 6 CR g 1 4 CR m 6 CR G CR g 1 CR d		2	4	$12 (If BC_R = 0)$
LD (IX+d), m LD (IX+d), g 3 7 15 LD IY, mn 4 4 4 12 LD IY, (mn) 4 6 18 LD (IY+d), m 4 5 15 LD (IY+d), m 4 5 15 LD (IY+d), m 4 5 15 LD (IY+d), m 4 5 15 LD (IY+d), g 3 7 15 LD (mn), A 3 5 13 LD (mn), ww 4 7 19 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 MLT ww 2 3 7 MLT ww 2 6 NOP 1 1 1 2 6 OR (IX+d) OR m 2 2 6 OR g 1 4	LD IX, mn	4	4	12
LD (IX+d), g LD IY, mn 4 4 4 12 LD IY, (mn) 4 6 18 LD (IY+d), m 4 5 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (IY+d), g 3 7 15 LD (mn), A 3 5 LD (mn), A 3 5 LD (mn), ww 4 7 19 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (IX+d) 3 6 14 LD g, (IX+d) 3 6 14 LD g, g 1 1 2 4 LD SP, HL 1 2 4 LD SP, HL 1 2 3 7 LD SP, IX 2 3 7 MLT ww 1 0R (HL) 1 1 2 6 0R (IX+d) 3 6 14 0R (IY+d) 3 6 14 0R m 2 2 6 0R g 1 2 4 0R 14 0R 17 18 18 18 12 15 18 18 12 18 18 18 18 18 18 18 18 18 18 18 18 18	LD IX, (mn)	4	6	18
LD IY, mn LD IY, (mn) LD (IY+d), m LD (IY+d), m LD (IY+d), g 3 7 15 LD (mn), A 3 5 13 LD (mn), ww 4 7 19 LD (mn), IX LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY LD (mn), IY LD (mn), IY LD (mn), IY LD (mn), IY LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, g' 1 2 6 LD g, g' 1 2 4 LD SP, IX LD SP, IX LD SP, IX LD SP, IY NEG NOP 1 1 2 6 NOP 1 1 2 6 NOP 1 1 2 6 NOP 1 1 3 7 NEG NOP 1 1 2 6 NOP 1 1 3 0 OR (HL) OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 6 OR g 1 4 D 2 6 OR g 1 4 D 3 6 D 4 D 5 6 D 6 D 7 6 D 7 7 D 7 8 D 8 9 D 9 9 D 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	LD (IX+d), m	4	5	15
LD IY, (mn) LD (IY+d), m LD (IY+d), m 4 5 LD (IY+d), g 3 7 15 LD (mn), A 3 5 LD (mn), A 3 LD (mn), ww 4 7 19 LD (mn), HL 3 6 16 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 MLT ww 19 LD R, A 2 2 6 CR (IX+d) 3 6 11 12 4 LD SP, IY 13 17 NEG NOP 1 1 1 2 6 CR (IX+d) 3 6 14 CR m 2 2 6 CR (IY+d) 3 6 14 CR m 2 6 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 14 CR (IY+d) 3 6 6 14 CR (IY+d) 3 6 6 14 CR (IY+d) 3 6 6 14 CR (IY+d) 3 6 6 6 6 6 6 6 6 6 6 7 7 8 8 8 8 8 8 8 8 8 8 8	LD (IX+d), g	3	7	15
LD (IY+d), m LD (IY+d), g LD (IY+d), g 3 7 LD (mn), A 3 LD (mn), ww 4 7 19 LD (mn), HL 3 6 16 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, g' 1 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 MLT ww 19 LD SP, IY MCT ww 19 10 11 11 2 4 11 2 4 11 2 4 11 11	LD IY, mn	4	4	12
LD (IY+d), g LD (mn), A 3 LD (mn), ww 4 7 19 LD (mn), HL 3 6 LD (mn), IX 4 7 19 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 MLT ww 2 13 0R (HL) 1 2 6 0R g 1 1 2 4 0R 0R m 2 2 6 0 14 0 15 15 15 15 15 15 15 15 15 16 16 17 19 19 19 19 19 19 19 19 19 19 19 19 19	LD IY, (mn)	4	6	18
LD (mn), A LD (mn), ww LD (mn), ww LD (mn), HL 3 6 16 LD (mn), IX 4 7 19 LD (mn), IY LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 MLT ww 2 13 OR (HL) 1 2 6 OR g 1 1 1 2 6 OR g 1 1 1 1 1 1 1 1 1 1 1 1 1	LD (IY+d), m	4	5	15
LD (mn), ww LD (mn), HL 3 6 16 16 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 0R (HL) 1 2 6 0R (IX+d) 3 6 14 0R (IY+d) 3 6 14 15 16 16 16 16 16 16 16 16 16 16 16 16 16	LD (IY+d), g	3	7	15
LD (mn), HL 3 6 16 LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR m 2 2 6 OR m 2 2 6 OR m 2 <t< td=""><td>LD (mn), A</td><td>3</td><td>5</td><td>13</td></t<>	LD (mn), A	3	5	13
LD (mn), IX 4 7 19 LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD (mn), ww	4	7	19
LD (mn), IY 4 7 19 LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD (mn), HL	3	6	16
LD R, A 2 2 6 LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD (mn), IX	4	7	19
LD g, (HL) 1 2 6 LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD (mn), IY	4	7	19
LD g, (IX+d) 3 6 14 LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 6 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD R, A	2	2	6
LD g, (IY+d) 3 6 14 LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD g, (HL)	1	2	6
LD g, m 2 2 6 LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD g, (IX+d)	3	6	14
LD g, g' 1 2 4 LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD g, (IY+d)	3	6	14
LD SP, HL 1 2 4 LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD g, m	2	2	6
LD SP, IX 2 3 7 LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD g, g'	1	2	4
LD SP, IY 2 3 7 MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD SP, HL	1	2	4
MLT ww 2 13 17 NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD SP, IX	2	3	7
NEG 2 2 6 NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	LD SP, IY	2	3	7
NOP 1 1 3 OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	MLT ww	2	13	17
OR (HL) 1 2 6 OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	NEG	2	2	6
OR (IX+d) 3 6 14 OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	NOP	1	1	3
OR (IY+d) 3 6 14 OR m 2 2 6 OR g 1 2 4	OR (HL)	1	2	6
OR m 2 2 6 6 0R g 1 2 4	OR (IX+d)	3	6	14
OR g 1 2 4	OR (IY+d)	3	6	14
	OR m	2	2	6
	OR g	1	2	4
, , , , , , , , , , , , , , , , , , , ,	OTDM	2	6	14

OTDMR 2 8 16(If B, ±0) OTDR 2 6 14(If B, =0) OTDR 2 6 14(If B, ±0) OTIM 2 6 14 OTIMR 2 8 16(If B, ±0) OTIR 2 6 14(If B, =0) OTIR 2 6 14(If B, =0) OUTD 2 4 12(If B, =0) OUTD 2 4 12 OUT (m), A 2 4 12 OUT (m), A 2 4 10 OUT (m), B 3 5 13 POF IX 2 4 10 OUT 0 (m), g 3 5 13 POF IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 1 <th>MNEMONICS</th> <th>Bytes</th> <th>Machine Cycles</th> <th>States</th>	MNEMONICS	Bytes	Machine Cycles	States
OTDR 2 6 14(If Br+0) 2 4 12(If Br-0) OTIM 2 6 14 OTIMR 2 8 16(If Br+0) 2 6 14(If Br+0) OTIR 2 6 14(If Br+0) 0TR 2 4 12(If Br-0) OUTD 2 4 12(If Br-0) OUT (m), A 2 4 12 OUT (m), A 2 4 10 OUT (m), B 3 5 13 POP IX 2 4 10 OUT0 (m), g 3 5 13 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 1 7 19 RES b, (IX+d) 4	OTDMR	2	8	$16(\text{If }B_r\neq 0)$
OTIM OTIMR 2 6 14 OTIMR 2 6 14 OTIMR 2 6 14 OTIMR 2 6 14(If B _r + 0) 2 6 14(If B _r + 0) 2 6 14(If B _r + 0) 2 6 14(If B _r + 0) 2 4 12(If B _r - 0) OUTR 2 4 12(If B _r - 0) OUTD 2 4 12 OUT (m), A 2 4 12 OUT (m), A 2 4 10 OUT (c), g 2 4 10 OUT (m), g 3 5 13 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 7 19 RES b. (IX + d) 4 7 19 RES b. (IY + d) 4 7 19 RES b. g 2 3 7 RET 1 3 9 RET 1 1 3 3 9 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 3 3 3 RET 1 1 1 1 3 3 RET 1 1 1 1 3 3 RET 1 1 1 1 3 3 RET 1 1 1 1 3 3 RET 1 1 1 1 3 3 REC (IX + d) 4 7 19 REC (IX + d) 4 7 19		2	6	$14(If B_r = 0)$
OTIM 2 6 14 OTIMR 2 8 16(If Br+0) 2 6 14(If Br+0) OTIR 2 6 14(If Br+0) OUTD 2 4 12(If Br-0) OUTD 2 4 12 OUT (m), A 2 4 10 OUT (m), A 2 4 10 OUT (m), g 3 5 13 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP ZZ 1 3 9 PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH IY 2 6 14 PUSH IY 2 6 14 PUSH IY 1 5 13 RES b, (IIX+d) 4 7 19 RES b, (IY+d) 4 7 19	OTDR	2	6	$14(\text{If }B_r\neq 0)$
OTIMR 2		2	4	$12(If B_r = 0)$
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OTIM	2	6	14
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	OTIMR	2	8	$16(\text{If }B_r\neq 0)$
OUTD 2 4 12(If B _r =0) OUTI 2 4 12 OUT (m), A 2 4 10 OUT (C), g 2 4 10 OUT0 (m), g 3 5 13 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 4 12 POP IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IX+d) 4 7 19 RET f 1 3 5 IF condition is false) <td></td> <td>2</td> <td>6</td> <td>$14 (If B_r = 0)$</td>		2	6	$14 (If B_r = 0)$
OUTD 2 4 12 OUT (m), A 2 4 12 OUT (C), g 2 4 10 OUT0 (m), g 3 5 13 POP IX 2 4 12 POP IX 2 4 12 POP IY 2 4 12 POP zz 1 3 9 PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH IY 2 6 14 PUSH IY 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 7 19 RES b, (IX+d) 4 7 19 </td <td>OTIR</td> <td>2</td> <td>6</td> <td>$14 (If B_r \neq 0)$</td>	OTIR	2	6	$14 (If B_r \neq 0)$
OUTI 2 4 12 OUT (m), A 2 4 10 OUT (C), g 2 4 10 OUT0 (m), g 3 5 13 POP IX 2 4 12 POP IX 2 4 12 POP IY 2 4 12 POP ZZ 1 3 9 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 6 14 PUSH IX 2 7 19 RES b, (IX+d) 4 7 19 </td <td></td> <td>2</td> <td>4</td> <td>$12(If B_r = 0)$</td>		2	4	$12(If B_r = 0)$
OUT (m), A 2 4 10 OUT (C), g 2 4 10 OUT0 (m), g 3 5 13 POP IX 2 4 12 POP IY 2 4 12 POP ZZ 1 3 9 PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH ZZ 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RET f 1 3 5 (If condition is false) 1 10 (If condition is true) 1 2 RETN 2 4 12 RLA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d)	OUTD	2	4	12
OUT (C), g OUT0 (m), g OUT0 (m), g 3 5 13 POP IX POP IX 2 4 12 POP IY 2 4 12 POP zz 1 3 9 PUSH IX PUSH IY PUSH ZZ 1 5 11 RES b, (HL) RES b, (IX+d) RES b, (IY+d) RES b, g 2 3 7 RET 1 3 9	OUTI	2	4	12
OUTO (m), g POP IX POP IX POP IX POP IY POP ZZ POP ZZ PUSH IX PUSH IX PUSH IY PUSH ZZ	OUT (m), A	2	4	10
POP IX 2 4 12 POP IY 2 4 12 POP zz 1 3 9 PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH zz 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, (IY+d) 4 7 19 RET T 1 3 5 (If condition is false) 1 10 (If condition is true) RETI 2 4 12 1 RETN 2 4 12 1 RLA 1 1 3 1 RETA 1 1 3 1 RETA </td <td>OUT (C), g</td> <td>2</td> <td>4</td> <td>10</td>	OUT (C), g	2	4	10
POP IY 2 4 12 POP zz 1 3 9 PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH zz 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) RETI 2 4 12 RETN 2 4 12 REA 1 1 3 RLA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	OUT0 (m), g	3	5	13
POP zz 1 3 9 PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH zz 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) 22 4 12 RETN 2 4 12 1 RLA 1 1 3 3 RLC (HL) 2 5 13 3 RLC (IX+d) 4 7 19 19	POP IX	2	4	12
PUSH IX 2 6 14 PUSH IY 2 6 14 PUSH zz 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) 1 2 4 12 RETN 2 4 1 3 RLCA 1 1 3 3 RLCA 1 1 3 3 RLC (HL) 2 5 13 3 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	POP IY	2	4	12
PUSH IY 2 6 14 PUSH zz 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 10 (If condition is true) RETI 2 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	POP zz	1	3	9
PUSH zz 1 5 11 RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) RETI 2 4 12 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	PUSH IX	2	6	14
RES b, (HL) 2 5 13 RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) 22 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	PUSH IY	2	6	14
RES b, (IX+d) 4 7 19 RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 10 (If condition is true) RETI 2 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	PUSH zz	1	5	11
RES b, (IY+d) 4 7 19 RES b, g 2 3 7 RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) 22 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RES b, (HL)	2	5	13
RES b, g 2 3 7 RET f 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) RETI 2 4 12 RETN 2 4 1 3 RLA 1 1 3 3 RLCA 1 1 3 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RES b, (IX+d)	4	7	19
RET 1 3 9 RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) RETI 2 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RES b, (IY+d)	4	7	19
RET f 1 3 5 (If condition is false) 1 4 10 (If condition is true) RETI 2 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RES b, g	2	3	7
The image of the	RET	1	3	9
RETI 2 10 (If condition is true) RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RET f	1	3	5
RETI 2 10 (If condition is true) RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19				(If condition is false)
RETI 2 10 22 RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19		1	4	10
RETN 2 4 12 RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19				(If condition is true)
RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RETI	2	10	22
RLA 1 1 3 RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19				
RLCA 1 1 3 RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RETN	2	4	12
RLC (HL) 2 5 13 RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RLA	1	1	3
RLC (IX+d) 4 7 19 RLC (IY+d) 4 7 19	RLCA	1	1	3
RLC (IY+d) 4 7 19	RLC (HL)	2	5	13
	RLC (IX+d)	4	7	19
	RLC (IY+d)	4	7	19
RLC g 2 3 7	RLC g	2	3	7
RLD 2 8 16	RLD	2	8	16
RL (HL) 2 5 13	RL (HL)	2	5	13

MNEMONICS	Bytes	Machine Cycles	States
RL (IX+d)	4	7	19
RL (IY+d)	4	7	19
RL g	2	3	7
RRA	1	1	3
RRCA	1	1	3
RRC (HL)	2	5	13
RRC (IX+d)	4	7	19
RRC (IY+d)	4	7	19
RRC g	2	3	7
RRD	2	8	16
RR (HL)	2	5	13
RR (IX+d)	4	7	19
RR (IY+d)	4	7	19
RR g	2	3	7
RST v	1	5	11
SBC A, (HL)	1	2	6
SBC A, (IX+d)	3	6	14
SBC A, (IY+d)	3	6	14
SBC A, m	2	2	6
SBC A, g	1	2	4
SBC HL, ww	2	6	10
SCF	1	1	3
SET b, (HL)	2	5	13
SET b, (IX+d)	4	7	19
SET b, $(IY+d)$	4	7	19
SET b, g	2	3	7
SLA (HL)	2	5	13
SLA (IX+d)	4	7	19
SLA (IY+d)	4	7	19
SLA g	2	3	7
SLP	2	2	8
SRA (IIL)	2	5	13
SRA (IX+d)	4	7	19
SRA (IY+d)	4	7	19
SRA g	2	3	7
SRL (HL)	2	5	13
SRL (IX+d)	4	7	19
SRL (IY+d)	4	7	19
SRL g	2	3	7
SUB (HL)	1	2	6

MNEMONICS	Bytes	Machine Cycles	States
SUB (IX+d)	3	6	14
SUB (IY+d)	3	6	14
SUB m	2	2	6
SUB g	1	2	4
TSTIO m	3	4	12
TST g	2	3	7
TST m	3	3	9
TST (HL)	2	4	10
XOR (HL)	1	2	6
XOR (IX+d)	3	6	14
XOR (IY+d)	3	6	14
XOR m	2	2	6
XOR g	1	2	4
			^
		·	

C. Opcode Maps

Table 1. Opcode Map (1)

First opcode

Instruction format: XX

1113	u ucuoi	ii ioiiiiai	. лл																	
				V	vw(L0	=ALL)]									LO=	0~7		
				BC	DE	HL	SP									BC	DE	HL	AF	ZZ
							g (LO	=0~7)			1				NZ	NC	PO	Р	f
				В	D	Н	(HL)	В	D	Н	(HL)	l				00H	10H	20H	30H	٧
			HI	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO	<u> </u>	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	В	0000	0	NOP		JR NZ, j	JR NC, j				1						RE	T f		0
	С	0001	1	L		/w, mn					*1							o zz		1
	D	0010	2	LD(w	w), A	LD (mn)	LD (mn)				!		ĺ					f, mn		2
						, HL	, Α				 					JP mn		EX(SP)	DI	3
	E	0011	3			ww			LD g,	S	! !	ADD A	SUB s	AND s	OR s			,HL		
	Н	0100	4		INC g		*1				!	,s						_ f, mn		4
	L	0101	5		DEC g		*1					<u> </u>						H zz		5
ALL)		(HL) 0110 6 LD g, m					*1		*2		HALT	*2	*2	*2	*2	ADD A,m			OR m	6
1 11	Α	0111					SCF											Τv		7
王	В	1000		EXAF, AF		JR Z, j	JR C, j											T f		8
	С	1001	9			HL, ww										RET	EXX	JP (HL)		9
S	D	1010	Α	LD A,	(ww)	LD HL,												<u> </u>	HL	
		L				(mn)	(mn)					l						f, mn		Α
	E	1011	В			ww			LD	g, s		l .	i .	XOR s	CP s	Table 2			EI	В
	H	1100	C			O g						,s	,s			211		f, mn		C
	L 1101 D DEC g														CALL mn		Table 3		D	
	(HL) 1110 E LD g, m A 1111 F RRCA RRA CPL CO					005			*2		*2	*2 	*2	*2 	AUC A, M			CP m	E	
	Α	11111			RHA		CCF		-						_			Tv		F
				0	E	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	. 7
				С		L L	A	C	Ε	<u> </u>	Α	1					0	PE	М 38Н	f
				L			g (LU=	-8∼F)				J				08H	18H	28H	38H	V
															L	U=	8~F			

- *1 g is replaced by (HL).
- *2 s is replaced by (HL).
- *3 If DD is added to the beginning of an opcode (DD XX), only the instructions having HL, (HL) as an operand are replaced with

$$\left\{ \begin{matrix} HL \ \rightarrow \ IX \\ (HL) \ \rightarrow \ (IX+d) \end{matrix} \right\}$$

to perform the same operation.

(Example)

If FD is added to the beginning of the opcode (FD XX), it is replaced by

$$\left\{ \begin{aligned} &\text{HL} \, \to \, \text{IY} \\ &\text{(HL)} \, \, \to \, (\text{IY} + \text{d}) \end{aligned} \right\}$$

to perform the same operation.

(Example)

As an exception, when DDH, FDH is added to the beginning of JP (HL) of E9H, (HL) is replaced by (IX), (IY). If DDH, FDH is added to the beginning of EX DE, HL of EBH, HL is not replaced. It becomes an undefined instruction.

HI ACHI SI

Table 2. Opcode Map (2)

5	Second	opcode										b	(L0:	=0~7	<u>')</u>					
I	nstructi	on forma	it: CE	3 XX				0	2	4	6	0	2	4	6	0	2	4	6	
			Н	0000	0001	0010	0011	0100	0101	0110	0111	1000	1001	1010	1011	1100	1101	1110	1111	
		LO \		0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F	
	В	0000	0																	0
	С	0001	1																	1
	D	0010	2																	2
	E	0011	3																	3
	Н	0100	4	RLC g	RL g	SLA g			BIT	b, g			RES	b, g			SET	b, g		4
17	L	0101	5					5										5		
A	(HL)	0110	6	*	*	*														
= H)	Α	0111	7					7												
	В	1000	8									l								8
	C	1001	9																	9
90	D	1010	Α																	Α
	E	1011	В																	В
	H	1100		RRC g	RR g	SRA g	SRL g		BIT	b, g			RES	b, g			SET	b, g		С
	L	1101	D			l														· D
	(HL)	1110	E	*	*	. * -	*													
	A	1111	F							,										F
				0	1	2	3	4	5	6	7	8	9	Α	В	C	D	E	F	•
								1	3	5	7	1	3	5	7	1	3	5	7	
								b (L0=8~F)												

^{*} In the instruction to be executed, DDH can be added to the beginning of the opcode and (HL) is replaced by (IX + d) in opcode DD CB d XX. In the same way, FDH can be added to the beginning of the opcode. In the instruction to be executed, (HL) is replaced by (IY+ d) in opcode FD CB d XX.

Table 3. Opcode Map (3)

Second opcode Instruction format: ED XX ww (LO=ALL) BC DE HL SP g (L0=0~7)D Н В D Н В 0001 0000 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101 1110 1111 3 6 8 F LO 0 4 7 9 Α В C D E IN g, (C) 0000 IN0 g, (m) LDI LDIR 0 0 OUT (C),g CPI **CPIR** 0001 OUTO (m),g 1 2 SBC HL, ww INIR 0010 INI 2 3 LD (mn), ww OTIM OTIMR OUTI OTIR 3 0011 4 TST g TST (HL) NEG TST m TSTIO m 0100 4 RETN 0101 5 5 0110 6 IM 0 IM 1 SLP 6 LD I, A LD A, I RRD 7 0111 IN0 g, (m) IN g, (C) LDD LDDR 8 1000 8 OUT (C),g CPD CPDR 1001 OUTO (m),g 9 9 ADC HL, ww IND INDR $\overline{\mathsf{A}}$ 1010 Α В OTDM OTDMR OUTD OTDR В 1011 LD ww, (mn) $\overline{\mathsf{c}}$ TST g MLT ww C 1100 D RETI D 1101 1110 E IM 2 E LD RALD AR RLD F 1111 5 В C F 2 3 4 6 7 8 9 Α D Ε 0 $\overline{\mathsf{c}}$ E A С Ε Α g (L0=8~F)

D. Bus Cycle States

'*' in the ADDRESS column indicates that the address output is undefined and 'Z' in the DATA column indicates that the data pin is in the high-impedance state. The \overline{LIR} pin output value is obtained when the LIRE bit in the operation mode control register is 1.

Instruction	Machine Cycle	Statos	ADDRESS	DATA	RD	WR	MF	IOF:	LIR	HALT	ST
ADD HL,ww	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADD 112,000	MC ₂ ~MC ₅	TiTiTiTi	*	z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADD IX,xx ADD IY,yy	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ ~MC ₆	TiTiTiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
ADC HL,ww SBC HL,ww	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃ ~MC ₆	тітіті	*	z	1	1	1	1	1	1	1
ADD A,g ADC A,g SUB g	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SBC A,g AND g OR g XOR g CP g	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
ADD A,m ADC A,m SUB m SBC A,m	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
AND m OR m XOR m CP m	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
ADD A, (HL) ADC A, (HL) SUB (HL) SBC A, (HL) AND (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	o	1	0	1	0	1	0
OR (HL) XOR (HL) CP (HL)	MC2	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
ADD A, (IX+d) ADD A, (IY+d) ADC A, (IX+d)	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
ADC A, (IY+d) SUB (IX+d) SUB (IY+d) SBC A, (IX+d)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	' 1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
SBC A, (IY+d) AND (IX+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
AND (IY+d) OR (IX+d) OR (IY+d) XOR (IX+d) XOR (IY+d)	MC ₄ ~MC ₅	ТіТі	*	z	1	1	1	1	1	1	1
CP (IX+d) CP (IY+d)	МСв	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
DIT h a	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
BIT b,g	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
BIT b, (HL)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	МСз	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
BIT b, (IX+d) BIT b, (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
CALL mn	MC ₃	T1T2T3	2nd operand Address	m	o	1	0	1	1	1	1
	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP 1	РСН	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
CALL f,mn	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	0	1	0
is false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
CALL f,mn	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
(If condition is true)	MC ₄	Ti	*	z	1	1	1	1	1	1	1
	MC ₅	T1T2T3	SP-1	РСН	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PCL	1	0	o	1	1	1	1
CCF	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	o	1	0
CPI	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	О	1	1
CPD	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₈	TiTiTi	*	z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPIR CPDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R ≠0 and Ar≠(HL) _M)	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC4 ~MC8	тітітіті	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
CPIR CPDR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	o	1	0	1	0	1	1
(If $BC_R = 0$ or $Ar = (HL)_M$)	МСз	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₆	TiTiTi	*	Z	1	1	1	1	1	1	1
CPL	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DAA	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
DI *1	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0

^{*1} No interrupts are sampled at the end of a DI instruction.

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DJNZ j	MC ₂	Ti *2	*	Z	1	1	1	1	1	1	1
(If Br≠0)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	j-2	o	1	0	1	1	1	1
	MC ₄ ~MC ₅	TiTi	*	z	1	1	1	1	1	1	1
	MC t	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DJNŻ j (If Br=0)	MC ₂	Ti *2	*	Z	1	1	1	1	1	1	1
	MC ₃	T1T2T3	1st operand Address	j-2	0	1	0	1	1	1	1
El *3	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX DE, HL EXX	MC ₁	T1T2Ț3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
EX AF, AF'	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0.
CA AI, AI	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	o	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	SP	DATA	o	1	0	1	1	1	1
EX (SP), HL	MC ₃	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
	MC ₄	Ti	*	z	1	1	-1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP+1	н	1	0	0	1	1	1	1
	MC ₆	T1T2T3	SP	L	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
EX (SP),IX EX (SP),IY	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1	1
	MC ₅	Τì	*	z	1	1	1	1	1	1	1

^{*2} DMA, refresh, and bus release cannot be executed immediately after this state (their requests are ignored).

^{*3} No interrupts are sampled at the end of an EI instruction.

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
EX (SP), IX	MC ₆	T1T2T3	SP+1	IXH IYH	1	0	0	1	1	1	1
EX (SP), IY	MC ₇	T1T2T3	SP	IXL IYL	1	0	0	1	1	1	1
HALT	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
IIALI			Next op-code Address	Next op-code	o	1	0	1	o	0	0
IM O IM 1.	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	o	1	0	1	o	1	0
IM 2	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
INC g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	o	1	o	1	o	1	0
DEC g	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
INC (HL)	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
DEC (HL)	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
INC (IX+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
DEC (IX+d)	MC ₄ ~MC ₅	ТіТі	*	z	1	1	1	1	1	1	1
DEC (IY+d)	MC ₆	T1T2T3	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₇	Ti	*	z	1	1	1	1	1	1	1
	MC ₈	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
INC ww	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
DEC ww	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
INC IX	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-dode	0	1	0	1	0	1	0
INC IY DEC IX DEC IY	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
DEC 11	MC ₃	Ti	*	z	1	1	1	1	1	1 (Conti	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE ·	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
IN A,(m)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	T1T2T3	m to Ao~A7 A to As~A15	DATA	0	1	1	0	1	1	1
:	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
IN g,(C)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
	MC₃	T ₁ T ₂ T ₃	ВС	DATA	0	1	1	0	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	. 0
INO g,(m)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
9,,	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to Ao~A7 00H to A8~A15	DATA	0	1	1	0	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INI	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
IND	МС₃	T1T2T3	ВС	DATA	0	1	1	0	1	1	1
:	MC ₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1
: 	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INIR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	11
INDR (If Br≠0)	MC ₃	T ₁ T ₂ T ₃	вс	DATA	0	1	1	0	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₅ ~MC ₆	TiTi	*	z	1	1	1	1	1	1	1
	. MC1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
INIR INDR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	o	1	1
(If Br=O)	MC₃	T1T2T3	вс	DATA	0	1	1	0	1	1	1
	MC₄	T1T2T3	HL	DATA	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	IOE	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP mn	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
JP f,mn	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If f is false)	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP f,mn (If f is true)	MC ₂	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
JP (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IX)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JP (IY)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JR j	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
	MC ₃ ~MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
JR C,j JR NC,j JR Z,j JR NZ,j	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
(If condition is false)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
JR C,j JR NC,j	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
JR Z,j JR NZ,j (If condition	MC ₂	T ₁ T ₂ T ₃	1st operand Address	j-2	0	1	0	1	1	1	1
is true)	MC₃ ~MC₄	TiTi	*	Z	1	1	1	1	1	1	1
LD g,g'	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
LD g,m	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
g ,	MC ₂	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	MĒ	ĪŌĒ	LIR	HALT	ST _.
LD g, (HL)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	o	1	0	1	0	1	o
	MC ₂	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD g, (IX+d) LD g, (IY+d)	MC ₃	T1T2T3	1st operand Address	d	0	1	o	1	1	1	1
	MC ₄ ~MC ₅	TiTi	*	z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
LD (HL),g	MC ₂	Ti	*	z	1	1	1	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	HL	9	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD (IX+d),g LD (IY+d),g	MC ₃	T1T2T3	1st operand Address	d	0	1	0	1	1	1	1
	MC₄ ~ MC ₆	TiTiTi	*	z	1	1	1	1	1	1	1
,	MC ₇	T ₁ T ₂ T ₃	IX+d	g	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD (HL),m	MC ₂	T1T2T3	1st operand Address	m	0	1	0	1	1	1	1
	MC₃	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD (IX+d),m LD (IY+d),m	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
	MC₄	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
LD A, (BC) LD A, (DE)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
LD A, (BC) LD A, (DE)	MC ₂	T1T2T3	BC DE	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD A,(mn)	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD (BC),A LD (DE),A	MC ₂	Ti	*	z	1	1	1	1	1	1	1
	MC₃	T ₁ T ₂ T ₃	BC DE	A	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),A	MC ₃	T1T2T3	2nd operand Address	m	0	1	0	1	1	1	1
	MC₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	А	1	0	0	1	1	1	1
LD A,I *4 LD A,R *4	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD I,A LD R,A	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD ww, mn	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD IX,mn	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD IY,mn	МСз	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC 1	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1

^{*4} No interrupts are sampled at the end of a LD A, I or LD A, R instruction.

Instruction	Machine Cycle	States	ADDRESS	DATA	तत	WR	ME	TOE	LIR	HALT	ST
	MC ₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
LD HL, (mn)	MC₄	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD ww.(mn)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD ww,(IIII)	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LD IX,(mn)	МС₃	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD IY,(mn)	MC₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	mn	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),HL	MC₃	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
and Millippine	MC₄	Ti	*	z	1	1	1	1	1	1	1
	MCσ	T ₁ T ₂ T ₃	mn	L	1	0	0	1	1	1	1
	MC₅	T1T2T3	mn+1	н	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	₩R	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),ww	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	0	1	1	1	1
	MC ₅	Ti	*	z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	wwL	1	0	0	1	1	1	1
	MC ₇	T1T2T3	mn+1	wwH	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T1T2T3	1st operand Address	n	0	1	0	1	1	1	1
LD (mn),IX LD (mn),IY	MC ₄	T ₁ T ₂ T ₃	2nd operand Address	m	0	1	o	1	1	1	1
	MC ₅	Ti	*	z	1	1	1	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	mn	IXL IYL	1	0	0	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	mn+1	IXH IYH	1	0	0	1	1	1	1
LD SP, HL	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
·	MC ₂	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LD SP,IX LD SP,IY	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti	*	z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDI	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LDD	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	DE	DATA	1	0	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDIR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
LDDR (If BC _R ≠0)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	DE	DATA	1	0	0	1	1	1	1
	MC₅ ~MC₅	TiTi	*	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
LDIR LDDR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If BC _R =0)	МСз	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	DE	DATA	1	0	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
MLT ww	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	. 1	0	1	1
	MC ₃ ~MC ₁₃	TITITITI TITITITI TITITI	*	z	1	1	1	1	1	1	1
NEG	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
NEG	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
NOP	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (m),A	MC ₂	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	m to A ₀ ~A ₇ A to A ₈ ~A ₁₅	А	1	0	1	0	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUT (C),g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
(57)	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₄	T1T2T3	вс	9	1	0	1	0	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0	1	1
OUTO (m),g	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC₄	Ti	*	Z	1	1	1	1	1	1	1
	MC₅	T1T2T3	m to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	g	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
ОТІМ	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
OTDM	MC ₄	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	DATA	1	0	1	0	1	1	1
	МСв	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTIMR OTDMR	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
(If Br≠O)	MC ₄	T1T2T3 (HL	DATA	0	1	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ OOH to A ₈ ~A ₁₅	DATA	1	0	1	0	1	1	1
	MC ₈	TiTiTi	*	Z	1	1	1	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTIMR OTDMR	МСз	Ti	*	Z	1	1	1	1	1	1	1
(If Br=O)	MC₄	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₅	T1T2T3	C to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	DATA	1	. 0	1	0	1	1	1
	MC ₆	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OUTI	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OUTD	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	ВС	DATA	1	0	1	0	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OTIR	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
OTDR (If Br≠0)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	вс	DATA	1	0	1	0	1	1	1
	MC ₅ ~MC ₆	TiTi	*	z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
OTIR OTDR	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
(If Br=O)	MC ₃	T1T2T3	HL	DATA	0	1	0	1	1	1	1
	MC₄	T1T2T3	ВС	DATA	1	0	1	0	1	1	1
POP zz	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T1T2T3	SP	DATA	0	1	0	1	1	1	1
	MC ₃	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
POP IX POP IY	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
POP IX POP IY	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	o	1	0	1	0
PUSH zz	MC ₂ ~MC ₃	ТіТі	*	z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	zzH	1	0	0	1	1	1	1
	MC ₅	T1T2T3	SP-2	zzL	1	0	o	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
PUSH IX PUSH IY	MC ₃ ~MC ₄	TiTi	*	Z	1	1	1	1	1	1	1
	MC₅	T1T2T3	SP-1	IXH IYH	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	IXL IYL	1	0	0	1	1	1	1
RET	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
NE I	MC ₂	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	МСз	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
RET f	MC ₁	T1T2T3	1st op-code Address	1st op-code	o	1	o	1	o	1	0
is false)	MC ₂ ~MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC ₁	T1T2T3	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RET f	MC ₂	Ti	*	. z	1	1	1	1	1	1	1
is true)	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	1	1
	MC ₄	T1T2T3	SP+1	DATA	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1.	0	1	0	1	0
RETN	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	SP	DATA	0	1	0	1	1	. 1	1
	MC ₄	T ₁ T ₂ T ₃	SP+1	DATA	0	1	0	1	1	1 (Conti	, 1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	TiT2T3	1st op-code Address	1st op-code	0	1	0	1	0* ⁵	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	o	1	0 *5 1	1	1
	MC ₃ ~MC ₅	TiTiTi	*	z	1	1	1	1	1 *5	1	1
RETI	MC ₆	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0 *5 0	1	1
	MC ₇	Ti	*	z	1	1	1	1	1 *5 1	1	1
	MC ₈	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0 *5 0	1	1
	МС	ΤιΤ2Τ3	SP	data	0	1	0	1	1 *5 1	1	1
	MC 10	T ₁ T ₂ T ₃	SP+1	data	0	1	0	1	1 * ⁵	1	1
RLCA RLA RRCA RRA	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC g RL g	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RRC g RR g SLA g	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SRA g SRL g	MC ₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC (HL) RL (HL) RRC (HL)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	Q	1	0	1	1
RR (HL) SLA (HL)	МСз	T1T2T3	HL	DATA	0	1	0	1	1	1	1
SRA (HL) SRL (HL)	MC ₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1

^{*5} The upper column indicates the LIR pin value when the LIRE bit in the operation mode control register is 1, and the lower column indicates that when the same bit is 0.

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
RLC (IX+d)	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RLC (IY+d) RL (IX+d) RL (IY+d)	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RRC (IX+d) RRC (IY+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d	0	1	0	1	1	1	1
RR (IX+d) RR (IY+d)	MC4	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
SLA (IX+d) SLA (IY+d) SRA (IX+d)	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
SRA (IY+d) SRL (IX+d)	МСв	Ті	*	Z	1	1	1	1	1	1	1
SRL (IY+d)	MC ₇	T1T2T3	IX+d IY+d	DATA	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	o	1	o	1	0
	MC ₂	T1T2T3	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
RLD RRD	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC ₄ ~MC ₇	тітіті	*	Z	1	1	1	1	1	1	1
	MC ₈	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
RST v	MC ₂ ~MC ₃	TiTi	*	z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
SCF	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
SET b,g RES b,g	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC₃	Ti	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SET b, (HL) RES b, (HL)	MC ₃	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1
	MC₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	HL	DATA	1	0	0	1	1	1 (Conti	. 1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
SET b, (IX+d)	MC ₃	T ₁ T ₂ T ₃	1st operand Address	d ·	0	1	0	1	1	1	1
SET b, (IY+d) RES b, (IX+d)	MC ₄	T ₁ T ₂ T ₃	3rd op-code Address	3rd op-code	0	1	0	1	0	1	1
RES b, (IY+d)	MC ₅	T ₁ T ₂ T ₃	IX+d IY+d	DATA	0	1	0	1	1	1	1
	MC ₆	Ti	*	Z	1	1	1	1	1	1	1
	MC ₇	T ₁ T ₂ T ₃	IX+d IY+d	DATA	1	0	0	1	1	1	1
SLP	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
			FFFFFH	Z	1	1	1	1	1	0	1
	MC 1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TSTIO m	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
15110 111	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	C to A ₀ ~A ₇ 00H to A ₈ ~A ₁₅	DATA	0	1	1	0	1	1	1
	MC 1	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST g	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	Ti.	*	Z	1	1	1	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST m	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
	MC ₃	T ₁ T ₂ T ₃	1st operand Address	m	0	1	0	1	1	1	1
	MC ₁	T ₁ T ₂ T ₃	1st op-code Address	1st op-code	0	1	0	1	0	1	0
TST (HL)	MC ₂	T ₁ T ₂ T ₃	2nd op-code Address	2nd op-code	0	1	0	1	0	1	1
131 (112)	MC ₃	Ti	*	z	1	1	1	1	1	1	1
	MC ₄	T ₁ T ₂ T ₃	HL	DATA	0	1	0	1	1	1	1

Interrupts

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	ME	ĪŌĒ	LIR	HALT	ST
	MC ₁	T ₁ T ₂ T ₃	Next op-code Address (PC)		0	1	0	1	o	1	0
NMI	MC ₂ ~MC ₃	TiTi	*	Z	1	1	1	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
INT₀ MODE 0	MC ₂ ~MC ₃	TiTi	*	z	1	1	1	1	1	1	1
(RST INSERTED)	MC4	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	1st op-code	1	1	1	0	0	1	0
	MC ₂	T ₁ T ₂ T ₃	PC	n	o	1	0	1	1	1	1
INT₀ MODE 0	MC ₃	T ₁ T ₂ T ₃	PC+1	m	o	1	0	1	1	1	1
(CALL INSERTED)	MC₄	Ti	*	Z	1	1	1	1	1	1	1
	MC ₅	T ₁ T ₂ T ₃	SP-1	PC+2(H)	1	0	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	SP-2	PC+2(L)	1	0	0	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)		1	1	1	0	0	1	0
INT₀ MODE 1	MC ₂	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MCs	T ₁ T ₂ T ₃	SP- 2	PCL	1	υ	O	1	1	1	1
	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)	Vector	1	1	1	0	0	1	0
	MC ₂	Ti	*	z	1	1	1	1	1	1	1
INT₀ MODE 2	MC ₃	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC₄	T1T2T3	SP-2	PCL	1	0	0	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	I, vector	DATA	0	1	0	1	1	1	1
	MC ₆	T ₁ T ₂ T ₃	I, vector + 1	DATA	0	1	0	1	1	1	1

Instruction	Machine Cycle	States	ADDRESS	DATA	RD	WR	TME	ĪŌĒ	LIR	HALT	ST
4	MC ₁	T ₁ T ₂ T _W T _W T ₃	Next op-code Address (PC)		1	1	1	1	1	1	0
	MC ₂	Ti	*	z	1	1	1	1	1	1	1
INT; INT2 Internal interrupts	MC₃	T ₁ T ₂ T ₃	SP-1	РСН	1	0	0	1	1	1	1
	MC₄	T ₁ T ₂ T ₃	SP-2	PCL	1	0	0	1	1	1	1
	MC₅	T ₁ T ₂ T ₃	I, vector	DATA	0	1	0	1	1	1	1
	, MC ₆	T ₁ T ₂ T ₃	I, vector + 1	DATA	0	1	0	1	1	1	1

E-1. Requests in Each Operating Mode

Curre	ent Status	Operation Requests								
Chip Operation	Operation Cycle	Interrupt Requests								
Mode		WAIT	NMI	INT0-INT2, or Internal						
				Interrupt						
	CPU	Accepted	Accepted at end of	Accepted at end of						
			instruction	instruction						
Normal	Interrupt	Accepted	Not accepted	Not accepted						
operation	acknowledge cycle									
mode	DMA	Accepted	Accepted; DMA	Accepted						
			cycle aborted							
_	Refresh	Accepted *1	Accepted *3	Accepted *3						
	Bus release mode	Not accepted	Accepted *2	Accepted *2						
	DMA	Accepted	Accepted; DMA cycle	Accepted						
			aborted and halt mode							
			released							
	Refresh	Accepted *1	Accepted; halt mode	Accepted; halt mode						
			released after completion	released after completion						
Halt mode			of refresh cycle*3	of refresh cycle*3						
	Bus release mode	Not accepted	Accepted; halt mode	Accepted; halt mode						
			released after completion	released after completion						
			of bus release mode*2	of bus release mode*2						
	Other halt mode	Accepted	Accepted; halt mode	Accepted; halt mode						
			released	released						
	DMA	Accepted	Accepted; DMA cycle	Accepted						
			aborted and sleep mode							
			released							
	Refresh	Accepted *1	Accepted; sleep mode	Accepted; sleep mode						
			released after completion	released after completion						
Sleep mode			of refresh cycle*3	of refresh cycle*3						
	Bus release mode	Not accepted	Accepted; sleep mode	Accepted; sleep mode						
			released after completion	released after completion						
			of bus release mode*2	of bus release mode*2						
	Other sleep mode	Not accepted	Accepted; sleep mode	Accepted; sleep mode						
			released	released						

E-1. Requests in Each Operating Mode (cont.)

Curr	ent Status	Operation Requests							
Chip Operation	Operation Cycle		Interrupt Requests						
Mode		WAIT	NMI	INT0-INT2, or Internal					
				Interrupt					
	Bus release mode	Not accepted	Accepted; system stop	Accepted; system stop					
			mode released after	mode released after					
System stop			completion of bus	completion of bus release					
mode			release mode*2	mode*2					
	Other system stop	Not accepted	Accepted; system stop	Accepted; system stop					
	mode		mode released	mode released					
Reset mode		Not accepted	Not accepted	Not accepted					

E-1. Requests in Each Operating Mode (cont.)

Curre	ent Status	Operation Requests Bus Requests								
Chip Operation	Operation Cycle									
Mode		BUSREQ	Refresh Request	DMA Request from						
				DREQ0, DREQ1, or MSCI						
	CPU	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle						
		release mode at end of	executed at end of	executed at end of						
		machine cycle	machine cycle	machine cycle						
	Interrupt	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle						
	acknowledge	release mode at end of	executed at end of	executed at end of						
Normal	cycle	machine cycle	machine cycle	machine cycle						
operation	DMA	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle						
mode		release mode at end of	executed at end of	executed at end of						
		machine cycle	machine cycle	machine cycle						
	Refresh	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle						
		release mode at end of	executed at end of	executed at end of						
		machine cycle *3	machine cycle	machine cycle *3						
	Bus release mode	Bus release mode	Accepted; refresh cycle	Accepted; DMA cycle						
		continues	executed after	executed after completion						
			completion of bus	of bus release mode *2						
			release mode*2							
	DMA	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle						
		mode entered at end of	executed at end of	executed at end of						
		machine cycle	machine cycle	machine cycle						
	Refresh	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle						
		mode entered at end of	executed at end of	executed at end of						
		machine cycle *3	machine cycle	machine cycle *3						
Halt mode	Bus release mode	Bus release mode	Accepted; refresh cycle	Accepted; DMA cycle						
		continues	executed after	executed after completion						
			completion of bus	of bus release mode *2						
			release mode*2							
	Other halt mode	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle						
		mode entered at end of	executed at end of	executed at end of						
		machine cycle	machine cycle	machine cycle						

E-1. Requests in Each Operating Mode (cont.)

Curr	ent Status	Operation Requests									
Chip Operation	Operation Cycle	Bus Requests									
Mode		BUSREQ	Refresh Request	DMA Request from							
				DREQ0, DREQ1, or MSCI							
	DMA	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle							
		mode entered at end of	executed at end of	executed at end of							
		machine cycle	machine cycle	machine cycle							
-	Refresh	Accepted; bus release	Accepted; refresh cycle	Accepted; DMA cycle							
		mode entered at end of	executed at end of	executed at end of							
		machine cycle *3	machine cycle	machine cycle *3							
Sleep mode	Bus release mode	Bus release mode	Accepted; refresh	Accepted; DMA cycle							
		continues	cycle executed after	executed after completion							
			completion of bus	of bus release mode *2							
			release mode*2								
Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de Anna de	Other sleep mode	Accepted; enters bus	Accepted; refresh cycle	Accepted; DMA cycle							
		release mode	executed at end of	executed at end of							
			machine cycle	machine cycle							
	Bus release mode	Bus release mode	Not accepted	Not accepted							
System stop		continues									
mode	Other system stop	Accepted; enters bus	Not accepted	Not accepted							
	mode	release mode									
Reset mode		Not accepted	Not accepted	Not accepted							

^{*1} Not accepted when the number of programmable wait states is 0.

^{*2} Requests are held until the bus release mode completes.

^{*3} Requests are held until the refresh cycle completes.

E-2. Request Priorities

Requests to the HD64180S are categorized into three types:

- ① Requests accepted and executed in each state WAIT
- @ Requests accepted and executed in each machine cycle \cdots Refresh request $\frac{DMA \text{ request}}{BUSREQ \text{ request}}$
- ③ Requests accepted and executed in each instruction ······ Interrupts

In principle, request priorities are as follows:


(High)
$$0 > 2 > 3$$
 (Low)

Type ② requests are prioritized as follows:

(High)
$$\overline{BUSREQ} > Refresh request > DMA request (Low)$$

For the priority of type 3 requests, see section 3.6 "Interrupts"

E-3. State Transition Diagrams



F-1. Status Signals

Status signals are listed below.

Chip operation mode		Operation cycle	LIR	ME	ĪŒ	RD	WR	REF	HALT	BUSACK	ST	ŪS₀~2	A _o ~A ₁₉	D ₀ ~D ₇
	CPU	First opcode fetch	0	0	1	0	1	1	1	1	0	OUT (A)	(A) TUO	ΙN
		Second and third opcode fetch	0	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)	IN
		Memory read	1	Ō	1	0	1	1	1	1	1	OUT (A)	OUT (A)	IN
		Memory write	· 1	0	1	1	0	1	1	1	1	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	1	1	1	1	OUT (A)	IN
Normal		I/O write	1	1	0	1	0	1	1	1	1	1	OUT (A)	OUT (A)
operation mode		Internal operation	1	1	1	1	1	1	1	1	1	1	OUT (A)	Z
	Interrupt acknowl- edge(first machine cycle)	NMI	0	0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	IN
		ĪNT _o	0	1	0	1	1	1	1	1	0	1	OUT (A)	ΙN
		INT1, INT2, and internal interrupts	1	1	1	1	1	1	1	1	0	1	OUT (A)	Z
	Internal	Memory read	1	0	1	0	1	1	1	1	0	OUT (A)	OUT (A)	I N
	DMA	Memory write	1	0	1	1	0	1	1	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	1	1	0	1	OUT (A)	ΙN
		I/O write	1	1	0	1	0	1	1	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	1	1	0	1	OUT (A)	Z
	Refresh		1	0	1	1	1	0	1	1	1	1	OUT (A)	Z
		Bus release mode	1	Z	Z	Z	Z	1	1	0	1	1	Z	Z

1: High level output
0: Low level output
OUT (A): Any output
IN: Input
Z: High impedance

F-1. Status Signals (cont.)

Chip operation mode		Operation cycle	LIR	ME	ĪŒ	RD	WR	REF	HALT	BUSACK	12	CS 0~2	A _o ~A ₁₉	D ₀ ~D ₇
Halt	Internal	Memory read	1	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN
mode	DMA	Memory write	1	0	1	1	0	1	0	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	0	1	0	1	OUT (A)	IN
		I/O write	1	1	0	1	0	1	0	1	0	1	OUT (A)	OUT (A)
		Internal operation	1	1	1	1	1	1	0	1	0	1	OUT (A)	Z
		Refresh	1	0	1	1	1	0	0	1	1	1	OUT (A)	Z
	Bus release mode		1	Z	Z	Z	Z	1	0	0	1	1	Z	Z
	Halt mode other than above		0	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	ΙN
Sleep	Internal DMA	Memory read	1	0	1	0	1	1	0	1	0	OUT (A)	OUT (A)	IN
mode		Memory write	1	0	1	1	0	1	0	1	0	OUT (A)	OUT (A)	OUT (A)
		I/O read	1	1	0	0	1	1	0	1	0	1	OUT (A)	IN
		I/O write	1	1	. 0	1	0	1	0	1	0	1	OUT (A)	OUT (A)
		Internal operation	1 .	1	1	1	1	1	0	1	0	1	OUT (A)	Z
		Refresh	1	0	1	1	1	0	0	1	1	1	OUT (A)	Z
		Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	Z	Z
	Sle	ep mode other than above	1	1	1	1	1	1	0	1	1	1	1	Z
System		Bus release mode	1	Z	Z	Z	Z	1	0	0	1	1	Z	Z .
stop mode	Syste	em stop mode other than above	1	1	-1	1	1	1	0	1	1	1	1	Z
Reset mode			1	1	1	1	1	1	1	1	1	1	Z	Z

1: 0: OUT (A): IN:

Z:

High level output Low level output Any output Input High impedance

F-2. Pin States in Reset and Low Power Dissipation Modes

Pin name	Pin state									
Fin name	Reset mode	Sleep mode	System stop mode							
TINo, TINı	IN(N)	IN(A)	IN (N)							
TOUT _o , TOUT ₁	OUT (L)	OUT (A)	HOLD							
CSo, CSi, CS2	OUT (H)	OUT (A)	OUT (H)							
WAIT	IN(N)	IN(A)	IN (N)							
NMI	IN(N)	IN(A)	IN (A)							
INTo, INT ₁ , INT ₂	IN(N)	IN(A)	IN (A)							
RESET	1 N (A)	IN(A)	IN (A)							
BUSREQ	IN(N)	IN(A)	IN (A)							
BUSACK	OUT (H)	OUT (A)	OUT (A)							
ST	OUT (H)	OUT (A)	OUT (H)							
LIR	OUT (H)	OUT (H)	OUT (H)							
REF	OUT (H)	OUT (A)	OUT (H)							
HALT	OUT (H)	OUT (L)	OUT (L)							
R D	OUT (H)	OUT (A)	OUT (H)							
WR	OUT (H)	OUT (A)	OUT (H)							
ME	OUT (H)	OUT (A)	OUT (H)							
TOE	OUT (H)	OUT (A)	OUT (H)							
۸ ₀ ~ ۸ ₁₉	7.	ОИТ (Л)	OUT (H)							
n n	Z	IN (A),	Z							
D $_{ m o}$ \sim D $_{ m 7}$	L	OUT (A), Z	2							
SYNC Input selected	IN (N)	IN(A)	IN (N)							
Output selected		OUT (A)	HOLD							
RTSM	OUT (H)	OUT (A)	HOLD							
DCDM	IN(N)	IN(A)	IN(N)							
CTSM	IN(N)	IN(A)	IN(N)							
RXDM	IN (N)	I'N (A)	IN (N)							

Input (active) IN (A):

IN (N): Input (inactive)
OUT (H): Output (fixed to high level)
OUT (L): Output (fixed to low level)
OUT (A): Output (active) - High or low level output

High impedance

HOLD: Holding the previous state

F-2. Pin States in Reset and Low Power Dissipation Modes (cont.)

			Pin state	
P	'in name	Reset mode	Sleep mode	System stop mode
nvou	Input selected	I N (N)	1 N (A)	IN(N)
RXCM	Output selected		OUT (A)	OUT (A)
TVCU	Input selected	IN(N)	IN (A)	IN(N)
IXCM	Output selected		OUT (A)	OUT.(A)
	TXDM	OUT (H)	OUT (A)	OUT (H)
	RTSA	OUT (H)	OUT (A)	HOLD
	DCDA	IN(N)	IN (A)	IN(N)
	CTSA	I N (N)	ΙN (Λ)	IN(N)
	RXDA	IN(N)	IN(A)	IN(N)
RXCA	Input selected	IN (N)	IN(A)	IN(N)
KACA	Output selected		OUT (A)	OUT (H)
TXCA	Input selected	I N (N)	IN(A)	IN(N)
IACA	Output selected	-	OUT (A)	OUT (H)
	TXDA	OUT (H)	OUT (A)	HOLD
DI	REQ _o , DREQ _i	IN(N)	1 N (A)	IN (N)
TI	CM Output selected CM Input selected Output selected TXDM RTSA DCDA CTSA RXDA Input selected Output selected Output selected Output selected Output selected	OUT (H)	OUT (A)	OUT (H)
	φ	ø clock output	ø clock output	ø clock output

IN (A): Input (active)

IN (N): Input (inactive)
OUT (H): Output (fixed to high level)
OUT (L): Output (fixed to low level)
OUT (A): Output (active) - High or low level output

High impedance

HOLD: Holding the previous state

G. Built-in Registers

CPU

Register	Address	Rema	rks							
Interrupt control register (ICR)	0000H		7	6	5	4	3	2	1	٥
•		Bit Name	TRAP	UFO	-	-	-	-	-	ITEO
		Read/Write	R/W	R	-	-	-	-	-	RW
		Initial Value	î	î	0	0	0	0	0	1
		0: TF n 1: TF	Status RAP interrupt ot generated RAP interrupt enerated	Undefined 0: Second	Fetch Object byte of opco yte of opcode	de undefined			INTO O: IN 1: IN	Enable To disabled To enabled
Mal common boso moiston	000111		7	6	5	4	3	2	1	0
MMU common base register	0001H	Bit Name	CB7	C86	CB5	CB4	CB3	CB2	CB1	CBO
(CBR)		Read/Write		RW	R/W	R/W	RW	R/W	RW	RW
		Initial Value	•	0	0	0	0	0	0	0
MMU bank base register (BBR)	0002H		7	6	5	4	3	2	1	0
Traine dum duo rogioter (2214)	000222	Bit Name	BB7	886	885	BB4	BB3	BB2	881	BBO
		Read/Write	R/W	P.W	RW	RW	RW	RW	RW	RW
		initial Value	0	0	0	0	0	0	•	0
MMU common/bank area	0003H		7	6	5	4	3	2	1	0
register (CBAR)		Bit Name	CA3	CA2	CA1	CAO	BA3	BA2	BA1	BAO
register (CDAK)		Read/Write	RW	RW	RW	RW	RW	RW	RW	PAW
		Initial Value	1	1	1	1	•	•	•	
				Four high ord lower address	er bits of the s limit for com	mon area 1	Four lowe	high order bit r address limit	s of the for the bank	We2
Operation mode control register	0004H		7	6	5	4	3	2	1	0
(OMCR)	000 111	Bit Name	LIRE	URTE	ЮC	-	l -	T -	T -	-
(OMCK)		Read/Write	RW	w	RW	-	_	-	-	-
		Initial Value	نـــ	i	1	0	0	0	0	0
		only du fetch cy RETI in the first of the ii	toutput is loving the oper cle 2 of the struction and machine cy To interrupt ledge cycle, operation	cle	with that 1: Normal of ry Enable LIRE bit is 0,:	the IOE and F of the Z80-bas operation the LIR output	ed periphera	i LSIs.		
					fetch cycle i E bit.	mmediately aft				

CPU


Register	Address	Remar	ks							
I/O control register (IOCR)	0005H		7	6	5	4	3	2	1	0
		Bit Name	IOSTP	-	[-	-	-	T -	-	-
		Read/Write	RW	-	-	-	-	-	-	-
		Initial Value			0 instruction ex e (SLP instru	0 ecution) ction executio	o n)	0	0	0
Unused	0006H									
Unused	0007H									

Wait Control

Register	Address	Remarks	3							
Physical address boundary	0008H		7	6	5	4	3	2	1	0
register 0 (PABR0)		Bit Name	PB07	PB06	PB05.	PB04	PB03	PB02	PB01	PB00
		Read/Write	RW	RW	RW	RW	RW	RW	R/W	RW
		Initial Value	0	0	0	0	0	0	0	٥.
					PAL/PA	M Boundary	Address (8 h	igh-order bit	s) _.	
Physical address boundary	0009H		7	6	5	4	3	2	11	0
		Bit Name	DD17	DD16	DRIE	DB14	DB12	DD12	DD11	P010

register 1 (PABR1)

Wait control register L (WCRL) 000AH



PALW2	PALW1	PALW0	Number of Wait States	
0	0	0	0	
0	0	1	1	
0	1	0	2	
0	1	1	3	
1	0	0	4	
1	0	1	5	
1	1	0	6	
1	1	1	7	


Wait Control

Register	Address	Remarks							
Wait control register M (WCRM))000BH	7	6	5	4	3	2	1	0
		Bit Name -	-	-	-	-	PAMW2	PAMW1	PAMW0
		Read/Write -	-	-	-	-	RW	RW	RW
		Initial Value 0	0	0	0	0	1	1	1
								PAM Area \	Vait
		PAMW2 PAMW1	PAMW0	Num	ber of W	ait States	,		
		0 0	0	0					
		0 0	0	2					
		0 1	1	3					
		1 0	0	4					
		1 0	0	5 6					
		1 1	1 .	7					
Wait control register H (WCRH)	000CH	7	- 6	5	4	3	2	1	. 0
•		Bit Name -	<u> </u>	-	-	-	PAHW2	PAHW1	PAHWO
		Read/Write -	-	-	-	-	RW	RW	RW
		Initial Value 0	0	0	0	0		1	1
								PAH Area V	/ait
		PAHW2 PAHW1	PAHW0		ber of Wa	it States			
		0 0	0	0					
		0 1	0	2					
		0 1	1	3					
		1 0	0	5					
		1 1	0	6					
		1 1	1	7					
I/O wait control register	000DH	7	6	5	4	3	2	1	0
	OODH	Bit Name -	IOH2	IOH1	ЮНО	-	IOL2	IOL1	IOL0
(IOWCR)		Read/Write -	RW	RW	RW	-	P/W	RW	RW
		Initial Value 0	1	1	1	0	1	1	1
				₩O High				I/O Low	
		юн2 юн1	1ОН0	Numb	er of Wa	it States			
		0 0	0	0					
		0 1	0	2					
		0 1	1	3					
		1 0	0	5					
		1 1	0	6					
		1 1	1	7					
		IOL2 IOL1	IOL0		er of Wa	it States			
		0 0	0	<u>0</u> 1					
		0 1	0	2	***************************************		************		
		0 1 1 0	0	3 4					
		1 0	1	5					
		1 1	0	6					
		1 1	1	7					


Wait Control

Register	Address	Rema	arks	3							
Interrupt wait control register	000EH			7	6	5	4	3	2	1	0
=		Bit I	Name	-	T -	-	-	-	INTW2	INTW1	INTW
(INTWR)		Read/	Write				-	<u> </u>	RW	RW	RW
		Initial		0	0	0	0	0	1	1	1
										Interrupt V	Vait
		INTW2	INTV	V1	INTW0	Num	ber of Wa	it States			
		0	0		0	2					
		0	0		1	3					
		0	1		0	4					
		0	1		1	5					
		1	0		0	6					
		1 .	0		0	7 8					
		1 1	1		1'	- × 9					
Refresh wait control register (RWCR)	000FH	Bit N Read∧	Name [-	-	- -	-	3	REFW2	REFW1	REFW
				-	-	-	-	-	RW	RW	RW
		Initial \	Value	0	0	0	0	0	1	1	1
										Refresh W	ait
		REFW2	REF	W1	REFW0		ber of W	ait States			
		0	0		0	0					
		0	0		1	1					
		0	1		0	2					
		1	0		0	3					
		1	0		1	5					
		1	1		0	6					

Interrupt Control



Interrupt Control



Interrupt Control

Address	Remarks
0015H	
0016H	
0017H	
	0015H 0016H

Refresh Control

Register	Address	Remark	KS											
Refresh control register (RCR)	0018H		7	6	5	4	3	2	1	0				
2 , ,		Bit Name	REFE	-	-	-	-	CYC2	CYC1	CYCO				
		Read/Write	RW	-	-	-	-	RW	RW	R/W				
		Initial Value	1	0	0	0	0	0	Ť	0				
			Refresh Enable						Cycle Select Insertion interval					
			1: Refresh	cycles inse	rted				000: 32 sta 001: 64 sta 010: 96 sta 011: 128 st 100: 160 st 101: 192 st 110: 224 st 111: 256 st	tes tes ates ates ates ates				
Unused	0019H													
Unused	001AH													
Unused	001BH													

Bus Control

Register	Address	Remarks								
DMA priority control register	001CH		7	6	5	4	3	2	1	0
PCR)		Single-block Transfer Mode (dual address) Single-block Transfer Mode (single address) Chained-block Transfer Mode	-	-	-	-	-	-	-	PRO
		Read/Write	-	- 0	-	-	-	-	-	RW
							0: C	nnel Priorit hannel 0 ha hannel 1 ha	s priority o	ver channe ver channe
DMA master enable register	001DH		7	6	5	4	3	2	,	0
(DMER)		Single-block Transfer Mode (dual address) Single-block Transfer Mode (single address) Chained-block Transfer Mode	DME	-	-	-	-	-	-	-
		Read/Write	R/W	-	-	-	_	_	-	-
		Initial Value	1 MA Master-	0	0	0	0	0	0	0

Bus Control


Register	Address	Remarks
Unused	001EH	,
Unused	001FH	

MSCI


Register	Address	Remarks								
MSCI TX/RX buffer register	0020H		7	6	5	4	3	2	1	0
-		Async								
(MTRB)		Byte Sync	TRB7	TRB6	TRB5	TRB4	TRB3	TRB2	TRB1	TRBO
		Bit Sync	1	Ì					1	
		Read/Write	P/W	P/W	RW	RW	RW	RW	RW	RW
		Initial Value	x	x	x	x	x	x	×	x

Value written to, or read from, the transmit/receive buffer

MSCI status register 0 (MST0) 0021H



MSCI status register 1 (MST1) 0022H



Register	Address	Remarks
MSCI status register 2 (MST2)	0023Н	Async 7 6 5 4 3 2 1 0 Byte Sync PMP PE FRME OVPN
MSCI status register 3 (MST3)	0024Н	Async 7 6 5 4 3 2 1 0 Byte Sync Bit Sync SLOOP SLOOP SCHOOL STANDL RIVENBL Bit Sync Sending on Loop Bit synchronous mode C: Transmits no MSCI data 1: Transmits no MSCI data 1: CTSM high level 1: CTSM high level 1: Enable C: Disable C: Disable C: Disable C: ADPLL normal mode C: ADPLL search mode C: DCDM how level 1: Enable C: DCDM how level C: DCDM how level C: DCDM high level C: DCDM high level C: DCDM high level
MSCI frame status register (MFST)	0025H	Async

Register	Address	Remark	S								
MSCI interrupt enable register 0	0026H		7	6	5	4	3	2 1	0		
(MIEO)		Async	TXINTE R	KİNTE	-	-	- [- TXR	DYE RXRD	re	
(MIEO)		Byte Sync Bit Sync							1	1	
		Read/Write	RW	RW	-	-	-	- F	w RW	7	
		Initial Value	0	0	0	0	0	0 0	0		
		TXINT In	terrupt				т.	XRDY Inter	rupt		
		Enable 0: Disab	le				<u>E</u>	nable Disable			
		1: Enab					1:	: Enable	RXRDY Int		
			Enable 0: Disa		rupt				Enable 0: Disable	enupt	
			1: Ens						1: Enable		
MSCI interrupt enable register 1	0027H		- ;		6	5	. 4	3	2	1	0
(MIE1)		Async						4		BRKDE	BRKEE
(MIEI)		Byte Sync			IDLE	-	SYNCDE	CCTSE	CDCDE	<u> </u>	-
		HDLC	'05	INE.			FLGDE	1		ABTDE/ GAPDE	IDLDE
		Loop Read/Write	 R/		RW	<u> </u>	RW	RW	RW	RW	R/W
		Initial Value			0	0	0	0	0	0	0
						_		لے	لے		
				ID	L Interrupt	Enable	CCTS Int	errupt Enab	le BRKD	Interrupt En	able
					Disable Enable		0: Disable	•	0: Dis		ode
									1: Ena		
					ot Enable chronous m	ode			ABTD Enabl	/GAPD Interi	upt
			0: Disab						0: Dis	ynchronous able	mode
						D Interrup			1: Ens	ble	
					• Byt 0: Dis 1: En	e synchron able	ous mode	CDCD In	terrupt Enab	le BRK	 E Interrupt E
						Interrupt I	Enable	0: Disabl	•		nchronous
					• Bit	synchrono		I. CIIADA	,	1: Er	able
					0: Di: 1: En	able					Interrupt En synchronous
										0: Di	able
MSCI interrupt enable register 2	0028H	Async	- 	Т	6 PMPE	5 PEE	FRMEE	3	2	1	•
MIE2)		Byte Sync	ㅓ -	ŀ	-		-	OVRNE		_	_
		Bit Sync	EOM	E	SHRTE	ABTE	RBITE	1	CRCEE		
		Read/Write	RA	,	R/W	RW	RW	R/W	RW	-	-
		Initial Value	0		0	0	0	0	0	0	0
			Interrupt			- 1				errupt Enable	
		0: D	synchrono sable	us mo	ode		1		Byte/bit Disable Fnable	synchronou	s mode
		1: E	nable								
			PMP Inter	rupt E	nable			O: Disable	errupt Enabl	9	
			Asynchi Disable					1: Enable			
			1: Enable							errupt Enable	
			• Bit sync				errupt Enable chronous me	-	Asynchi Disable Enable	onous mode	
			0: Disable 1: Enable	uno	, IIIOG 9	0: Disal	ble	~~		rupt Enable	
							terrupt Enab	le	Bit sync	hronous mod	lo
						• Bit sy	nchronous r		1: Enable		
			1: Enable			ABT In	terrupt Enab ynchronous r		Bit sync Disable	hronous mod	lo

Register	Address	Remarks									
MSCI frame interrupt enable	0029H		7	6	5	4		3	2	1	0
register (MFIE)		Async Byte Sync Bit Sync	- EOMFE	-	-	-		-	-	-	-
		Read/Write	RW	_	_			-	_	-	
		initial Value	EOMF Intern Bit synchro C: Disable 1: Enable		0	0		0	0	O	O
MSCI command register	002AH	;	. 6	5	4	3	2	1	0		
(MCMD)	VV21 11 1	Async Byte Sync - Bit Sync	-	CMD5	CMD4	СМЮЗ	CMD2	CMD1	СМО		
		Read/Write		w	w	w	w	w	w		
		Initial Value				Comm					
		Transmit Comma: 000001: TX reset 000010: TX enable 000011: TX GRC ii 000100: TX CRC ii 000101: Exclusion CRC calc	nitialization from TX	01000 01001 01001 01010 01010	ive Comm I: RX rese I: RX ena I: RX diss I: RX CRO I: Messag	it ble ble C initializat pe reject	10 11 00	0001: C	mmands hannel res nter search o operation	ebom n	
		000110: End of me 000111: Abort trar 001000: MP bit on 001001: TX buffer Others: Res	ssage smission clear	01011	0: Search 1: Exclusion CRC of 0: Forcing calcula	on from Ri alculation RX CRC	•				
MSCI mode register 0 (MMD0)	002BH		7 6	, 5	4	3	2	1	0	,	
•		Async Byte Sync PRT Bit Sync	CL2 PRTCL	PRTCLO	AUTO	-	CRCCC	STOP CRC1	CRC0		
			w RW	RW	RW	-	R/W	R/W	RW		
		Initial Value	0 0	0	Î	0	i	0_	•		
		Protocol Mode OO: Asynchror OOI: Byte-sync Mono-syn OII: Byte-sync Bis-sync m OII: Byte-sync OII: Byte-sync IOI: Bit-sync, t III: Reserved III: Reserved	c mode c, ode c, External cus mode IDLC mode coop mode	Auto-En 0: Auto- 1: Auto-	enable res enable se	Calculation /Bit synche able	Code	- Asy 00: 1 10: 2 11: F CRC Expre Initial - By 0X: 0 1X: 0	.5 bits bits Reserved Calculation ession and Value	mode	ode

MSCI

Register Address Remarks MSCI mode register 1 (MMD1) 002CH Async BRATE1 BRATE0 TXCHR1 TXCHR0 RXCHR1 RXCHR0 PMPM1 PMPM0 Byte Sync ADDRS1 ADDRS0 Bit Sync RW R/W Panty/Multiprocessor Mode - Asynchronous mode 00: No party/MP bit 01: MP bit appended (by command) 10: Even party appended and checked 11 Odd parity appended and checked Transmit Character Length - Asynchronous mode 00: 8 bits/character 10: 6 bits/character 11: 5 bits/character Receive Character Length - Asynchronous mod 00: 8 bits/character 01: 7 bits/character 10: 6 bits/character 11: 5 bits/character Address Field Check Bit synchronous mode Co: Address field no-check Single address 1 C: Single address 2 C: Dual address MSCI mode register 2 (MMD2) 002DH Async Byte Sync NRZEM CODE1 CODEO DRATE1 DRATEO CNCT1 CNCTC Bit Sync RW RW Initial Value 0 Transmission Code Type Byte/Bit synchronous mode NFZ 00: NRZ 01: NRZ 10: Reserved 11: Reserved FM 00: MRZ 00: MRZ communications 01. Auto echo 10: Reserved 11: Local loop back synchronous mode 0: NRZ 1: FM ADPLL Operating Clock/Bit Rate - Byte/Bit synchronous mode 00: x8 01: x16 10: x32 11: Reserved • FM 00: Manchester 01: FM1 10: FM0 11: Reserved MSCI control register (MCTL) 002EH Async TXRDYC BRK SYNCLE UDRNO IDLC Byte Sync Read/Write RW Request to Send TX Ready State Control 0: TXRDY bit goes to 1 when the transmit buffer is empty 1: TXRDY bit goes to 1 when the transmit buffer is not full Send Break Asynchrono mode 0: Off 1: On (break low level 1: RTSM line at Idle State Control Byte/Bit synchronous mo Transmits a mark Transmits an idle patter Go Active on Poll Bit synchronous Underrun State Control SYN Character Underrun State Control - Byte synchronous mode 0: Enters idle state immediately 1: Enters idle state after CRC transmission - Bit synchronous mode 0: Enters idle state after Exborting transmission 1: Enters idle state after storting transmission 1: Enters idle state after FCS and flag transmission

Register	Address	Remarks	8								
MSCI synchronous/address	002FH		7		5	5	4	3	2	1	٥
•		Async	-	-	- T	- [-	-	-	-	T -
register 0 (MSA0)		Byte Sync									
		Bit Sync	SA07	SA	406	SA05	SA04	SA03	SA02	SA01	SAOO
		Read/Write	R/W	P/	w	RW	RW	P/W	RW	P/W	RW
		Initial Value	1	1	1	1	1	1	1	1	1
				• Byte sy	S ¹ ynchrono		or Reception	on/Address F	Field Check		
				Mono-s	sync		attern for re				
				Bi-sync				nsmission a	nd reception	(bits 7-0)	
				Externa	al-sync	Unused	<u> </u>				
				• Bit syn	chronous	mode					
						e field not	checked	Unused			
				HDLC		address 1 address 2		Bits 7-0 o	the second	ary station	address
					Dual a				f the second	ary station	address
						s field not	checked	Unused			
·				Loop		address 1			f the second		
				mode	Dual a	ddress -			f the second		
				L				L			
1600T 1 1 1	002011			7	6	5	4	3	2	1	0
MSCI synchronous/address	0030H	Async		<u>-</u> T		Γ-	Τ-	Τ-	Τ-	T -	Τ-
register 1 (MSA1)		Byte Sync		-+		 	 	 	 	 	
iogista i (ivisiti)		Bit Sync	s	SA17	SA16	SA15	SA14	SA13	SA12	SA11	SA10
		Read/Write		R/W	R/W	RW	RW	RW	RW	R/W	RM
		Initial Value		1	1	1	1	1	1	1	1
						SYN Patter	n for Trans	mission/Add	ress Field C	heck	
				• Ву	yte synch	ronous mod	de				
					ono-sync	SY	pattern for	r transmissic	n		
					sync				n and recep	tion (bits 15	-8)
				Ex	ternal-sy	nc SY	pattern for	r transmissio	on .		
				• Bi	it synchro	nous mode					
						dress field (
				HD		gle address		Unused	0 -4 45		
				""	311	gle address al address			8 of the sec		
						dress field	not checked			,	
				Lo		gle address	1	Unused			
				mo	4-0	it address al address		Unused Bite 15	8 of the sec	nadanı atali	
				L	120			1 5/18 13-		owny sidin	=2016:
MSCI idle pattern register	0031H	·		7	6	5	. 4	3	2	111	
-		Async		-			<u> </u>	_	<u> </u>		
(MIDL)		Byte Sync	ᆜ.	DL7	IDL6	IDL5	IDL4	IDL3	IDL2	IDL1	IDLO
		Bit Sync			200						
		Read/Write	F	RW	RW	RW	RW	RW	RW	RW	RW
	1	Initial Value		1	1	1	1	1	1	1	1

Register	Address	Remarl	ks							
MSCI time constant register	0032H		7	6	5	4	3	2	1	0
(MTMC)		Async Byte Sync	TMC7	TMC6	TMC5	TMC4	ТМСЗ	TMC2	TIMC1	TMC0
		Read/Write	RW	P/W	P.W	RW	R/W	RW	RW	RW
		Initial Value	0	0	0	0	0	0	0	11
				Va	ulue loaded	d to the rel	oad timer	(1 – 256)		
MSCI RX clock source register	0033H	F	7	6	5	4	3	2	1	۰
(MRXS)		Async Byte Sync Bit Sync	-	RXCS2	RXCS1	RXCS0	RXBR3	RXBR2	RXBR1	RXBRO
		Read/Write	-	RW 0	RW 0	R/W 0	R/W 0	R/W 0	R/W 0	R/W 0
		000: I 010: I 100: I 110: I	internal be ADPLL ou BRG outp ADPLL ou	input (no input (no aud rate g tput out for ADF tput input for	PLL operat	BRG) outp		Clos 0000: 0001: 0010: 0011: 0100: 0101: 0110: 0111: 1000: 1001:	1/2 1/4 1/8 1/16 1/32 1/64 1/128	n ratio
MSCI TX clock source register	0034H		7	6	5	4	3	2	1	0
(MTXS)	003411	Async Byte Sync Bit Sync	-	TXCS2	************	TXCS0	TXBR3	TXBR2	TXBR1	TXBRO
		Read/Write	-	RW	R/W	RW	RW	RW	RW	RW
		000: 1 100: I 110:	mit Clock TXCM line internal be Receiver s: Resen	input aud rate g clock	o enerator (0 BRG) out	0	0000: 0001: 0010: 0011: 0100: 0110: 0111: 1000: 1001:	1/2 1/4 1/8 1/16 1/32	
Unused	0035H									
Unused	0036H									
Unused	0037H									

Register	Address	Remarks	3							
ASCI TX/RX buffer register	0038H		7	6	5	4	3	2	1	0
(TRB)		Async	TRB7	TRB6	TRB5	, TRB4	TRB3	TRB2	TRB1	TRBO
(/		Clocked Serial	1	L	L	L	<u></u>	L	<u></u>	
		Read/Write Initial Value	R/W	RW	RW	F/W X	R/W X	RW U	RW	RW
		Inidal Value	x	X	X Transm	it/Receive to		X	X	<u> </u>
							oner value			
ASCI status register 0	0039H		7	6	5	4	3	2	1	
(STO)		Async	TXINT	PXINT	-	-	-	-	TXRDY	RXRDY
(610)		Clocked Serial Read/Write	l R	R	<u> </u>	<u> </u>	_	<u></u>	<u> </u>	L R
		Initial Value	ę		0	0	0	0		, o
		_		ĺ		•	•	Ť		ĭ
		TXINT In 0: TX int requi	errupt not	0: RX into	<u>errupt</u> errupt not re errupt reque	quested			RX Ready 0: Receive	data does
		1: TX int	errupt	1. FIA INK	morph radius	o.eU			exist 1: Receive	data exist
		indin						TX Ready 0: Transm	it buffer	
			¥					not em	otv	
								empty		
ASCI status register 1	003AH		7	6	5	4	3	2	1	0
-	JUJALL	Async	-	IDL.	-	-	CCTS	coco	BRKD	BRIKE
(ST1)		Clocked Serial								
		Read/Write	-	R	-	-	R/W	P/W	RW	RW
		Initial Value	0		0	0		١٠		0
		Trai	l nsmitter Idle FX not idle	State	CTSA 0:1 in	Line Level e level not	Change		 Asynchr 	Detection onous mod and not det
		1: 1	TX idle		1: Lin	e level char	ged		1: Break	end detecti
						0004	l inn I mur! O	_		
						0: Line	Line Level C level not ch level chang	nange anged		
						6414	with 19	Brea	k Start Dete	mode.
								0: 1	ireak start n	ot detected
									ireak start d	
									ireak start d	
ASCI status register ?	003BH		7	6	5	4	3		ireak start d	0
ASCI status register 2 (ST2)	003BH	Async	7 -	6 PMP	5 PE	4 FRME	3 OVRN	1: E		0 -
ASCI status register 2 (ST2)	003ВН	Async Clocked Serial Read/Write						1: E	1	
<u>▼</u>	003ВН	Clocked Serial	-	PMP	PE	FRME	OVRN	1: E	1 -	-
~	003ВН	Clocked Serial Read/Write	- 0	PMP R/W	PE R/W	FRME	OVRN R/W	1: E	-	-
<u>▼</u>	003ВН	Clocked Serial Read/Write	- 0 Parith	PMP R/W 0 //MP Bit	PE RW	FRME	OVRN RWW Overrun O: No ov	1: E	1	-
<u>▼</u>	003ВН	Clocked Serial Read/Write	- 0 Parity Parky 0: Pr	PMP FVW 0 //MP Bit	PE R/W 0	FRME	OVRN RWW Overrun O: No ov	1: E	1	-
<u>▼</u>	003ВН	Clocked Serial Read/Write	- 0 Parity Parky 0: Pr	PMP O /MP Bit /MP bit val arity/MP bit	PE R/W 0	FRME PVW 0	OVRN O Overrun O: No ov 1: Overr	2 0	1 - 0	-
<u>▼</u>	003ВН	Clocked Serial Read/Write	- 0 Parity Parky 0: Pr	PMP O /MP Bit /MP bit val arity/MP bit	PE R/W 0	FRME P/W 0 Fram Fram 0: h	OVRN O Overrun O: No ov 1: Overr	2	1 - 0	-
~	003ВН	Clocked Serial Read/Write	- 0 Parity Parky 0: Pr	PMP O /MP Bit /MP bit val arity/MP bit	RW 0 use value 0	FRME P/W 0 Fram Fram 0: h	OVRN OVERN OVERN ON NO OVERN ON NO OVERN ON NO OVERN ON NO OVERN ON THE OVERN	2	1 - 0	-

Register	Address	Remarks								
ASCI status register 3	003CH		7	6	5	4	3	2	1	0
=		Async	-	-	-	-	CTS	DCD	TXENBL	PIXENBL
(ST3)		Clocked Serial								
		Read/Write	-	-	-	-	R	R	R	R
		Initial Value	0	0		OTSA Input O: CTSA line 1: CTSA line	low level		TX Enable 0: Disable 1: Enable	
							CDA Input I			RX Enable
						0: 1:	DCDA line	low level high level		0: Disable 1: Enable
Unused	003DH									
ASCI interrupt enable register 0	003EH		7	6	5	4	3	2	1	0
(IE0)		Async Clocked Serial	TXINTE	RXINTE	-	-	-	-	TXRDYE	RXRDY
		Read/Write	R/W	RW	_	-	-	-	RW	R/W
		TXINT Intert 0. Disable 1: Enable	RXIII 0. D	IT Interrupt isable nable	Enable			TXRDY Into 0: Disable 1: Enable	RXRD' 0: Disa 1: Ena	/ Interrupt
ASCI interrupt enable register 1	003EA		7	6	5	4	3	2	1	0
•	003111	Async	Τ-	IDLE	<u> </u>	T -	CCTSE	CDCDE		BRKEE
(IE1)		Clocked Serial	1			İ			1	
		Read/Write	-	RW	-	-	R/W	R/W	RW	RW
		Initial Value	0	°	0	۰ ۲	، ئــ		°	°
			IDL Inte 0: Disa 1: Ena	errupt Enabl ible ble	•	CCTS Int Enable 0: Disabl 1: Enable		En: • A n 0:	KD Interrupt able synchronou node Disable Enable	s
						CDCD 0: Dis 1: Ens	Interrupt Er able able	able	BRKE Inte • Asynchromode 0: Disable 1: Enable	rrupt Enabl

Register	Address	Remarks								
ASCI interrupt enable register 2	0040H		7	6	5	4	3	2	1	0
(IE2)		Async	-	PMPE	PEE	FRMEE	OVRNE	-	-	-
(1112)		Clocked Serial Read/Write		RW	RW	RW	RW	لــِــا		
		Initial Value	•	0	0	0	0	0	•	•
		111111111111111111111111111111111111111		ĭ	Ĭ	Ĭ	Ĭ	·	•	٠
		PMP inte 0: Disab 1: Enabl		•		-	OVRN Inte 0: Disable 1: Enable	errupt Enable	•	
				PE Interrupi 0: Disable 1: Enable	t Enable	FRME II - Async 0: Disal 1: Enab	nterrupt Ens chronous mo ble ble	ode		
Unused	0041H									
ASCI command register	0042H		7	6	5	4	3	2	11	
(CMD)		Async Clocked Serial	-	-	CMD5	CMD4	CMD3	CMD2	CMD1	CMDo
		Read/Write	-	-	w	w	w	w	w	w
		Initial Value	-	-		- -				
		• Transmit	ommands			Command command			Other comm	nands
		000001: TX	reset		010001:				00001: Cha	
		000010: TX 000011: TX				RX enable RX disable			00000: No o thers: Res	
		001000: MF	bit on		010110:	Search MP	bit			
ASCI mode register 0 (MD0)	0043H	Async	7 PRTCL2	6 PRTCL1	5 PRTCL0	4 AUTO	3 -	2	1 STOP1	0 STOP2
(MD0)		Clocked Serial			<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>	<u> </u>
}		Read/Write	RW	RW	RW	RW	-	-	RW	RW
			1	0		Î	0	0	-	0
			- [
		000: / 110: 6	ol Mode Isynchrono Rocked seri values are	al mode	0.	uto-Enable : Auto-enab : Auto-enab	ole function of	nat used used	Stop Bit Asynct 00: 1 t 10: 2 t Clocks Reserv	tronous mo kit kits
ASCI mode register 1	0044H		7	6	5	4	3	2	1	0
(MD1)		Async Clocked Serial	BRATE1	BRATE0	TXCHR1	TXCHR0	RXCHR1	RXCHR0	PMPM1	PMPMO
•		Read/Write	RW	RW	I RW	RW	RW	RW	RW	R/W
		Initial Value	0	. 0	0	0	0	. 0	0	0
		• 00 0	Rate Asynchrone 1 1/1 of ck 1 1/16 of c	lock rate lock rate	00: 8 blt	Character L s/character s/character	00	ceive Chara : 8 bits/char : 7 bits/char essor Mode	racter	
		1'	: 1/64 of c Clocked se	lock rate	to 00.	00: 01:	No parity/M MP bit appe	P bit inded (value appended a appended ar	specified I and checked ad checked	y comman I

Register	Address	Remarks									
ASCI mode register 2	0045H		7	6	5	4	3	2	1	0	
(MD2)		Async	-	-	-	-	-	-	CNCT1	CNCTO	
(1122)		Clocked Serial		L	<u> </u>	L	L	L	L	L	
		Initial Value	-	0	-		-	-	RW 0	P/W 0	
ASCI control register (CTL)	0046Н	Async Clocked Serial Read/Write Initial Value	7 - 0	- 0	5 - - 0	• As 0: 0 1: 0 • Ci	BRK BRW O Interpolation of the second series the bit to 0	2	0: i 1: i	ection	
Unused Unused Unused	0047H 0048H 0049H										

Register	Address	Remarks								
ASCI time constant register	004AH		7	6	5	4	3	2	1	0
(TMC)		Async	TMC7	TMC6	TMC5	TMC4	тмсз	TMC2	TMC1	тмсс
(TMC)		Clocked Serial								
		Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
		Initial Value	0	0	0	1	0			1
					Reload 1	limer Value	(1 – 256)			
ASCI RX clock source register	004BH	F	7	6	5	4	3	2	1	
(RXS)		Async Clocked Serial	<u> </u>	RXCS2	RXCS1	RXCS0	-		<u> </u>	
		Read/Write	-	RW	RW	R/W	-	-	-	-
		Initial Value	0		- 	0	0	0	0	0
					chronous m XCA line inp			000: Slav	i serial mode la mode	
				100: la		rate genera	itor	100: Mas Others: F	ter mode	
ASCI TX clock source register	004CH		7	100: la	nternal baud (BRG) output	rate genera	itor 3	100: Mas	ter mode	0
ASCI TX clock source register (TXS)	004СН	Async Cleated Satisf	, -	100: le - (Others	nternal baud (BRG) output : Reserved	rate genera		100: Mas Others: F	ter mode Reserved	0 TXBR0
ASCI TX clock source register (TXS)	004CH	Async Clocked Serial ReadWrite	T	100: le Others	nternal baud (BRG) output : Reserved	rate genera	3	100: Mas Others: F	ter mode Reserved	
	004CH	Clocked Serial	-	100: li Others	nternal baud (BRG) output : Reserved 5 TXCS1	4 TXCS0	3 TXBR3	100: Mas Others: F	ter mode Reserved	TXBRO
	004CH	Clocked Serial Read/Write Initial Value Transmit - Asynch 000: TXC 100: Intel	Clock Source ronous mode A line input mal baud rat lerator (BRG)	100: lt	nternal baud (BRG) output : Reserved 5 TXCS1	4 TXCS0 R/W 0 Mode Selectorode	3 TXBR3 RW 0	100: Mass Others: F 2 TXBF2 R/W 0 Bass - C 000 000 001 001	1 TXBR1	TXBR0 RW 0 ratio 11: 1/32 0: 1/62 11: 1/1/48 0: 1/256 11: 1/512
(TXS)	004CH 004DH	Clocked Serial Read/Write Initial Value Transmit: - Asynch 000: TXC 100: Intel gen	Clock Source ronous mode A line input mal baud rat lerator (BRG)	100: lt	BRG) output : Reserved 5 TXCS1 R/W 0 aster/Slave cited serial in Slave mode Master mode Master mode	4 TXCS0 R/W 0 Mode Selectorode	3 TXBR3 RW 0	100: Mass Others: F 2 TXBF2 R/W 0 Bass - C 000 000 001 001	1 TXBR1 TXBR1 FWW 0 Id Rate 100ck division 00: 1/1 010 11: 1/2 011 11: 1/3 100 00:1/16 100 01:1/6 100	TXBR0 RW 0 ratio 11: 1/32 0: 1/62 11: 1/1/48 0: 1/256 11: 1/512
		Clocked Serial Read/Write Initial Value Transmit: - Asynch 000: TXC 100: Intel gen	Clock Source ronous mode A line input mal baud rat lerator (BRG)	100: lt	BRG) output : Reserved 5 TXCS1 R/W 0 aster/Slave cited serial in Slave mode Master mode Master mode	4 TXCS0 R/W 0 Mode Selectorode	3 TXBR3 RW 0	100: Mass Others: F 2 TXBF2 R/W 0 Bass - C 000 000 001 001	1 TXBR1 TXBR1 FWW 0 Id Rate 100ck division 00: 1/1 010 11: 1/2 011 11: 1/3 100 00:1/16 100 01:1/6 100	TXBR0 RW 0 ratio 11: 1/32 0: 1/62 11: 1/1/48 0: 1/256 11: 1/512

Timer (channel 0)

Register	Address	Remark	S							
Timer up-counter channel 0	0050H		7	6	5	4	3	2	1	0
(TCNT channel 0)										
(101/10000000)	r	Read/Write	R/W	RW	R/W	RW	R/W	RW	R/W	RW
		Initial Value	0	0	0	0	0	0	0	0
Timer constant register	0051H		7	6	5	4	3	2	1	0
channel 0 (TCONR channel 0)										
chamici o (1 corvix chamici o)		Read/Write Initial Value	W 1	W 1	W 1	W 1	W 1	W 1	W 1	W 1
Timer control/status register	0052H		7	6	5	4	3	2	11	۰
channel 0 (TCSR channel 0)	555	Bit Name	CMF	ECMI		TME	TO81	TOS0	CKS1	CKSO
channel o (1 CSR channel o)		Read/Write	R	RW	-	RW	RW	RW	RW	RW
		Initial Value	ı°	ı°	0	Î	0	•	-	0
		Соп	i pare Match	Flag		Timer Ena	bie			ock Select
		1: T	CNT and TC re not equal CNT and TC re equal	ONR	errupt Enable	0: Count a 1: Count a	otart	Output Selec	000	8 128 ernal event nt signal
				0: Disab	le	•	00: Ot	tput fixed to ggled output tput 0		
Timer expand prescale register	0053Н	Bit Name	7 EEP	6 -	5 _	- ' -	3	2 ECKS2	1 ECKS1	0 ECKS0
channel 0 (TEPR channel 0)		Read/Write	R/W		L		<u> </u>	R/W	RW	RW
		Initial Value	0	•	0	0	0	0	0	0
		-	: Clock is s	and Prescale elected by the	- e CKS1-0 bi	ts in TCSR bits in TEPR			Expand Clo 000: BC 001: BC/2 010: BC/4 011: BC/8 100: BC/16 101: BC/32 110: BC/64 111: BC/120	ck Input Sele

Timer (channel 1)

Register	Address	Remar	ks							
Timer up-counter channel 1	0054H		7	6	5	4	3	2	1	0
(TCNT channel 1)										
(1CIVI chamor I)		Read/Write	RW	RW	P/W	RW	R/W	P/W	RW	RW
		Initial Value	0	0	0	0	0	0	0	0
Timer constant register	0055H	,	7	6	5	4	3	2		0
channel 1 (TCONR channel 1)										
chamier 1 (10014K chamier 1)		Read/Write	w	w	w	w	w	w	w	w
		Initial Value	1	1	1	1	1	1	1	1
Timer control/status register	0056H		7	6	5	4	3	2	1	
		Bit Name	CMF	ECMI	-	TME	TOS1	TOS0	CKS1	CKSO
channel 1 (TCSR channel 1)		Read/Write	R	RW	-	RW	RW	R/W	RW	RW
		Initial Value	ı°	ľ	0	ů.	0	•	0	0
		Con	pare Matci	Flag		Timer Enat	ole		Input C	ock Select
		a: 1: T	CNT and TO re not equa CNT and TO re equal	ONR		0: Count s	Timer 00: Ot 01: To	Output Select tput fixed to t ggled output tput 0 tput 1	001	8 128 ernal event nt signal
Timer expand prescale register	0057Н	,	7	6	5 I	4	3	2	1	0
channel 1 (TEPR channel 1)		Bit Name	EEP		-	-	-	ECKS2	ECKS1	ECKS
channel I (IEFK channel I)		Read/Write	RW	-	-	-	-	P/W	RW	RW
		Initial Value	Î	0	0	0	0	0		0
		-	: Clock is	and Prescale selected by the	ne CKS1-0 bi				Expand Clo 000: BC 001: BC/2 010: BC/2 010: BC/8 100: BC/16 101: BC/32 110: BC/64 111: BC/12	

DMAC (channel 0)						
Register	Address	Remarks				
Destination address register	0058H		 	B ——	 н	
L channel 0/buffer address			23	TTT16	15 8	7 7 7 7 7 8
register L channel 0				ШШ		
(DARL channel 0/		Single-block transfer mode (dual address)	İ			
BARL channel 0)		Single-block transfer mode (single address)	Unused	DARB	DARH	DARL.
		Chained-block transfer mode	Unused	BARB	BARH	BARL
Destination address register	0059H					
H channel 0/buffer address						
register H channel 0						
(DARH channel 0/						
BARH channel 0)						
2.1.2.2.0						
Destination address register	005AH					
B channel 0/buffer address	003711					
register B channel 0						
(DARB channel 0/						
BARB channel 0)						
Carrage address as sisten	005BH					
Source address register	חמנטט		23	16	15 H	7 0
L channel 0 (SARL channel 0)						
	005077	Single-block transfer mode	 	г	<u> </u>	
Source address register	005CH	(dual address) Single-block transfer mode	Unused	SARB	SARH	SARL
H channel 0 (SARH channel 0)		(single address) Chained-block transfer	Unused	CPB	Unused	Unused
		mode	Unused		Unused	Unused
Source address register	005DH					
B channel 0/chain pointer base						
channel 0 (SARB channel 0/						
CPB channel 0)						


Register	Address	Remarks
Current descriptor address	005EH	H — H — L — H
register L channel 0		
(CDAL channel 0)	005771	Single-block transfer mode (dual address) Single-block transfer mode (disple-block transfer mode (alingle address)
Current descriptor address	005FH	Chained-block transfer CDAH CDAL
register H channel 0		
(CDAH channel 0) Error descriptor address register	006011	
L channel 0 (EDAL channel 0)	OOOOH	H — H — L — L — H 15
Error descriptor address register H channel 0 (EDAH channel 0)	0061H	Single-block transfer mode (dual address) Unused Unused Unused
Trenamer of EDATT chamer of		(single address) Chained-block transfer EDAH EDAL
Receive buffer length L	0062H	H — H — L — — I 15 8 7 0
channel 0 (BFLL channel 0)		
Receive buffer length H	0063H	Single-block transfer mode (dout address) Unused Unused Single-block transfer mode
channel 0 (BFLH channel 0)		(single address) Chained-block Memory to MSCI Unused Unused transfer mode MSCI to memory BFLH BFLL
Byte count register L channel 0 (BCRL channel 0)	0064Н	H L 0
Byte count register H channel 0 (BCRH channel 0)	0065H	Single-block transfer mode (dual address) Single-block transfer mode (single address) Chained-block transfer mode mode
Unused	0066H	
Unused	0067H	

Register	Address	Remarks									
DMA status register channel 0	0068H		•								
(DSR channel 0)		mode (single address)	DWE								
		Chained-block transfer mode EOM BOF COF									
		Read/Write R/W R/W R/W R/W Initial Value 0 0 0 0 0 0 0	w								
			İ								
		End of Transfer Counter Overflow DMA Enable									
		0: Transfer not completed 1: Transfer completed 0: Error not detected 1: Error detected 1: Error detected	0: Disable 1: Enable								
		Buffer Overflow/Underflow DE Bit Writ Chained block transfer 0: Enable									
		Chained block transfer C: Error detected Error detected Error detected)								
		End of Frame Transfer									
		 Chained-block transfer Frame transfer not completed 									
		1: Frame transfer completed									
DMA mode register A	0069H	7 6 5 4 3 2 1	0								
channel 0 (DMRA channel 0)	000711	Single-block transfer									
Chainer o (Divinca chainler o)		Single-block transfer mode (single address) RSEL1 RSEL0 AMOD TMOD TMOD TTMOD TTMOD TTMOD TRT CNTE D	DMS								
		Chained-block transfer mode NF									
			R/W 0								
		Initial Value 0 0 1 0 0 0	Ĭ								
		DREQ Input M	Mode								
		DMA Transfer Request Source DMA Transfer Direction • Single-block (dual address	ss)								
		O0: External line (single address)/ 0: DREC leve 01: Reserved Chainted-block modes 1: DREC edg 10: MSCI 0: MSCI to memory - Single-block	e sensitive								
		11: Reserved 1: Memory to MSCI (single addi Chained-blc	lress)/ lock modes								
		DMA Transfer Mode Frame_End Interrupt Cou									
		00: Single-block transfer (single address) 01: Chained-block transfer - Single-block transfer									
		10: Single-block transfer (single/dual address) (dual address) Set this bit to 0.	single/dual address) It this bit to 0, Chained-block transfler								
		11: Reserved Chained-block transfer 0: Frame-and interrupt-co	ounter disable								
		Number of DMA Frames									
		Chained-block transfers									
		0: Single frame 1: Multi-frame									
DMA mode register B	006AH	7 6 5 4 3 2 1	0								
-	OUGALL		MMOD								
channel 0 (DMRB channel 0)		Single-block transfer									
	Chained-block transfer	Chained-block transfer	-								
		Read/Write RW RW RW RW	RW								
		Initial Value 0 0 0 1 1 0 0	Î								
		Destination (address increment or decrement) Source (address increment or decrement)									
		• Single-block (clust address) 00: Memory (+1) 01: Memory (-1) 10: Memory (H) 10: Memory (H) 10: Memory (H) 10: Memory (H)	Memory								
		11: I/O (fixed) 11: I/O (fixed)	Transfers • Single-block (dual address)								
		0: Cycle steal mode 1: Burst mode	0: Cycle steal mode								

Register	Address	Remarks									
Frame-end interrupt-counter	006BH		7	6	5	4	3	2	1	0	
channel 0 (FCT channel 0)		Single-block transfer mode (dual address)									
chamics of C1 chamics of		Single-block transfer mode (single address)	-	-	-	-	-	-		-	
		Chained-block transfer mode	1				FCT3	FCT2	FCT1	FCT0	
		Read/Write	-	_	-	-	R	R	R	R	
		Initial Value	0	0	0	0	0	•	00	0	
							Frame	-End Intern	upt-Counter	Value	
DMA intermed and life marietan	006011										
DMA interrupt enable register	006CH	Single-block transfer	7	6	5	- 4	3	2	Γ 1	r °	
channel 0 (DIR channel 0)		mode (dual address) Single-block transfer	EOTE	-	-	-					
		mode (single address) Chained-block transfer	EOIE	EOME	BOFF	COFE	_	-	_	_	
		mode Read/Write	P/W	RW	BW BW	RW		L	L	L	
		Initial Value	0	0	0	Ŷ	0	0	0	0	
						Counter	Overflow				
		Enable	r End Interr	upt		Interrupt	Enable				
		0: Disa 1: Enab	ole ile			Chained Disable Enable	d-block tran e	ster mode			
				Buffer Overflow/Underflow							
			Frame Transfer End Interrupt Enable			Interrupt Enable • Chained-block transfer mode					
			0: Disable		sfer mode	0: Disable 1: Enable					
			1: Enable								
DMA command register	006DH		7	6	5	4	3	2	1	0	
•	OODII	Single-block transfer mode(dual address)									
channel 0 (DCR channel 0)		Single-block transfer mode(single address)	1 _	-	-	-	-	-	CMD1	СМО	
		Chained-block transfer mode	1								
		Read/Write		-	-	-	-		w	w	
		Initial Value	-	-	-	-	-	-			
								Co	mmand Sp	ecification	
								01:	Software a	bort interrupt-	
								Oti	counter-cle ners: Reser	ved	
		Command Name		Function							
		Software abort (01H)	Initializes the corresponding DMAC channel (see figure 6-2). All DMAC registers maintain their previous value.								
		Frame-end interrupt -	Clears the frame-end interrupt-counter (FCT) of the corresponding								
		counter-clear (02H)	DM.	AC chans	nel to 0H	and the E	OM bit is	n the DSI	R to 0.		
Unused	006EH										
Unused	006FH										

Register	Address	Remarks
Destination address register L channel 1/buffer address	0070H	B H B L L B Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z Z
register L channel 1 (DARL		23 1913 87
channel 1/BARL channel 1)		Single-block transfer mode (dual address) Single-block transfer mode (single address) Unused DARB DARH DARL (single address)
Destination address register H channel 1/buffer address register H channel 1 (DARH channel 1/BARH channel 1)	0071H	Chained-block transfer Unused BARB BARH BARL
Destination address register B channel 1/buffer address register B channel 1 (DARB channel 1/BARB channel 1)	0072Н	
Source address register L channel 1 (SARL channel 1)	0073Н	23 16 15 8 7 0
Source address register	0074H	Single-block transfer mode (dual address) Unused SARB SARH SARL
H channel 1 (SARH channel 1)		Single-block transfer mode (single address) Chained-block transfer Unused CPB Unused Unused
Source address register B channel 1/chain pointer base channel 1 (SARB channel 1/ CPB channel 1)	0075Н	•
Current descriptor address register L channel 1 (CDAL channel 1)	0076Н	H — H — O
Current descriptor address register H channel 1 (CDAH channel 1)	0077Н	Single-block transfer mode (dual address) Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused Unused

Register	Address	Remarks
Error descriptor address register	0078H	
L channel 1 (EDAL channel 1)		15 8 7 0
Error descriptor address register	0079H	Single-block transfer mode (dual address) Linused Unused Unused
H channel 1 (EDAH channel 1)		Single-block transfer mode (single address) Chained-block transfer EDAH EDAL mode
Receive buffer length L	007AH	15 a 1 7 o l
channel 1 (BFLL channel 1)		
Receive buffer length	007BH	Single-block transfer mode (dual address) Single-block transfer mode
H channel 1 (BFLH channel 1)		(single address) Chained-block Memory to MSCI Unused Unused transfer mode MSCI to memory BRLH BPLL
Byte count register L channel 1	007CH	
(BCRL channel 1)		15 8 7 0
Byte count register H channel 1	007DH	Single-block transfer mode (dual address)
(BCRH channel 1)		Single-block transfer mode (single address) Chained-block transfer mode mode
Unused	007EH	
Unused	007FH	
DMA status register channel 1	0080H	7 6 5 4 3 2 1 0 Single-block transfer
(DSR channel 1)	4	Single-block transfer EOT DE DME
		Chained-block transfer mode EOM BOF COF
		Read/Write RAW RAW RAW RAW W Initial Value 0 0 0 0 0 0 1
		End of Transfer Counter Overflow DMA Enable
		0: Transfer not completed 1: Transfer completed 0: Error not detected 1: Error detected 1: Error detected 1: Error detected
		Buffer Overflow/Underflow DE Bit Write Enable - Chained block transfer 0: Error not detected 1: Disable 1: Error detected 1: Disable
		End of Frame Transfer
		Chained-block transfer 0: Frame transfer not completed.



Register	Address	Remarks									
DMA interrupt enable register	0084H		7	6	5	4	3	2	1	0	
channel 1 (DIR channel 1)		Single-block transfer mode (dual address) Single-block transfer mode (single address) Chained-block transfer	EOTE	-	-	-	-	-	-	-	
		mode	<u> </u>	EOME	BOFE	COFE	<u></u>	<u></u>	<u> </u>	<u> </u>	
		Read/Write Initial Value	R/W O	0 	R/W 0	P.W	0	0	0	0	
		Enable 0: Disable					Counter Overflow Interrupt Enable - Chalined-block transfer mode 0: Disable 1: Enable				
			Enable	anster End 1-block tran		Buffer Overflow/Underflow Interrupt Enable Chained-block transfer mode C: Disable 1: Enable					
DMA command register	0085H	part 1	7	6	5	4	3	2	_ 1_		
channel 1 (DCR channel 1)		Single-block transfer mode(dual address) Single-block transfer mode(single address) Chained-block transfer mode	~	-	-	-	-	-	CMD1	CMDo	
		Read/Write Initial Value	-	-	-	-	-	-	w 	w	
								01: 10:	mmand Sp Software a Frame-encounter-cle ters: Reser	bort I interrupt- ar	
		Command Name	Func								
		Software abort (01H)			_	-	MAC char previous		figure 6-	2). All	
		Frame-end interrupt - counter-clear (02H)	Clea	rs the fran	ne-end in	terrupt-c	counter (F SOM bit i	CT) of th	-	onding	
Unused	0086Н										
Unused	0087H										
Reserved	0088H						/				
	ı										
	00DFH										



Our Standards Set Standards

Hitachi America, Ltd. Semiconductor and IC Division Hitachi Plaza 2000 Sierra Point Parkway, Brisbane, CA 94005-1819 1-415-589-8300